{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T21:31:52Z","timestamp":1762032712791},"reference-count":15,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2008,1,22]],"date-time":"2008-01-22T00:00:00Z","timestamp":1200960000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2008,8]]},"DOI":"10.1007\/s10836-007-5048-9","type":"journal-article","created":{"date-parts":[[2008,1,21]],"date-time":"2008-01-21T16:52:12Z","timestamp":1200934332000},"page":"327-334","source":"Crossref","is-referenced-by-count":20,"title":["Scan Shift Power Reduction by Freezing Power Sensitive Scan Cells"],"prefix":"10.1007","volume":"24","author":[{"given":"Xijiang","family":"Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2008,1,22]]},"reference":[{"key":"5048_CR1","unstructured":"Abramovici M, Breuer MA, Friedman AD (1990) Digital systems testing and testable design, IEEE Press"},{"issue":"3","key":"5048_CR2","doi-asserted-by":"crossref","first-page":"384","DOI":"10.1109\/TVLSI.2004.842885","volume":"13","author":"S Bhunia","year":"2005","unstructured":"Bhunia S, Mahmoodi H, Ghosh D, Mukhopadhyay S, Roy K (2005) Low-power scan design using first-level supply gating. IEEE Trans VLSI Syst 13(3):384\u2013395, March","journal-title":"IEEE Trans VLSI Syst"},{"key":"5048_CR3","doi-asserted-by":"crossref","unstructured":"Butler KM, Saxena J, Jain A, Fryars T, Lewis J, Hetherington G (2004) Minimizing power consumption in scan testing: pattern generation and DFT techniques. Proc. ITC:355\u2013364","DOI":"10.1109\/TEST.2004.1386971"},{"key":"5048_CR4","doi-asserted-by":"crossref","first-page":"1325","DOI":"10.1109\/43.736572","volume":"17","author":"V Dabholkar","year":"1998","unstructured":"Dabholkar V, Chakravarty S, Pomeranz I, Reddy SM (1998) Techniques for minimizing power dissipation in scan and combinational circuits during test application. IEEE Trans CAD 17:1325\u20131333, Dec","journal-title":"IEEE Trans CAD"},{"key":"5048_CR5","doi-asserted-by":"crossref","unstructured":"Datta R, Nassif S, Montoye R, Abraham JA (2005) Testing and debugging delay faults in dynamic circuits. Proc. of Int\u2019l Test Conference, Paper 5.3","DOI":"10.1109\/TEST.2005.1583966"},{"key":"5048_CR6","doi-asserted-by":"crossref","unstructured":"ElShoukry M, Ravikumar C, Tehranipoor M (2005) Partial gating optimization for power reduction during test application. Proc. of 14th ATS:242\u2013247","DOI":"10.1109\/ATS.2005.87"},{"key":"5048_CR7","doi-asserted-by":"crossref","unstructured":"Gerstendorfer S, Wunderlich H-J (1999) Minimized power consumption for scan-based BIST. Proc. of Int\u2019l Test Conference:77\u201384","DOI":"10.1109\/TEST.1999.805616"},{"key":"5048_CR8","doi-asserted-by":"crossref","unstructured":"Girard P (2002) Survey of low-power testing of VLSI circuits. IEEE Des Test Comput, May\u2013June","DOI":"10.1109\/MDT.2002.1003802"},{"key":"5048_CR9","unstructured":"Hertwig A, Wunderlich H-J (1998) Low power serial built-in self-test. Proc. of European Test Workshop:49\u201353"},{"issue":"7","key":"5048_CR10","first-page":"911","volume":"20","author":"T-C Huang","year":"2001","unstructured":"Huang T-C, Lee K-J (2001) Reduction of power consumption in scan-based circuits during test application by an input control technique. IEEE TCAD 20(7):911\u2013917, July","journal-title":"IEEE TCAD"},{"key":"5048_CR11","unstructured":"Lee DH, McCluskey EJ (2005) Comparisons of various scan delay test techniques. SRC Report, Dec"},{"issue":"5","key":"5048_CR12","doi-asserted-by":"crossref","first-page":"313","DOI":"10.1049\/ip-cdt:20000537","volume":"147","author":"N Nicolici","year":"2000","unstructured":"Nicolici N, Al-Hashimi BM, Williams AC (2000) Minimisation of power dissipation during test application in full-scan sequential circuits using primary input freezing. IEE Proc.-Computers Digital Techniques 147(5):313\u2013322, September","journal-title":"IEE Proc.-Computers Digital Techniques"},{"key":"5048_CR13","doi-asserted-by":"crossref","unstructured":"Sankaralingam R, Touba NA. Inserting points to control peak power during scan testing. Proc. of the 17th IEEE Int\u2019l Symp. on Defect and Fault Tolerance in VLSI Systems (DFT\u201902)","DOI":"10.1109\/DFTVS.2002.1173510"},{"issue":"7","key":"5048_CR14","doi-asserted-by":"crossref","first-page":"842","DOI":"10.1109\/TCAD.2002.1013896","volume":"21","author":"S Wang","year":"2002","unstructured":"Wang S, Gupta S (2002) DS-LFSR: A BIST TPG for low switching activity. IEEE Trans CAD 21(7):842\u2013851, July","journal-title":"IEEE Trans CAD"},{"key":"5048_CR15","doi-asserted-by":"crossref","unstructured":"Whetsel L (2000) Adapting scan architectures for low power operation. Proc. of Int\u2019l Test Conference:863\u2013872","DOI":"10.1109\/TEST.2000.894297"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/link.springer.com\/content\/pdf\/10.1007\/s10836-007-5048-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/link.springer.com\/article\/10.1007\/s10836-007-5048-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/link.springer.com\/content\/pdf\/10.1007\/s10836-007-5048-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,31]],"date-time":"2019-05-31T01:57:43Z","timestamp":1559267863000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/link.springer.com\/10.1007\/s10836-007-5048-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,1,22]]},"references-count":15,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2008,8]]}},"alternative-id":["5048"],"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1007\/s10836-007-5048-9","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,1,22]]}}}