{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T14:57:21Z","timestamp":1725375441782},"reference-count":24,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2014,8,30]],"date-time":"2014-08-30T00:00:00Z","timestamp":1409356800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1007\/s11432-014-5169-6","type":"journal-article","created":{"date-parts":[[2014,8,30]],"date-time":"2014-08-30T07:17:49Z","timestamp":1409383069000},"page":"1-13","update-policy":"https:\/\/2.zoppoz.workers.dev:443\/http\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Key characterization factors of accurate power modeling for FinFET circuits"],"prefix":"10.1007","volume":"58","author":[{"given":"KaiSheng","family":"Ma","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"XiaoXin","family":"Cui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai","family":"Liao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nan","family":"Liao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Di","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"DunShan","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,8,30]]},"reference":[{"key":"5169_CR1","first-page":"551","volume-title":"Asia and South Pacific Design Automation Conference, Yokohama","author":"Y M Jiang","year":"1998","unstructured":"Jiang Y M, Huang S Y, Cheng K T, et al. A hybrid power model for RTL power estimation. In: Asia and South Pacific Design Automation Conference, Yokohama, 1998. 551\u2013556"},{"key":"5169_CR2","doi-asserted-by":"crossref","first-page":"583","DOI":"10.1109\/ICCAD.1996.569914","volume-title":"IEEE\/ACM International Conference on Computer-Aided Design, San Jose","author":"C T Hsieh","year":"1996","unstructured":"Hsieh C T, Wu Q, Ding C S, et al. Statistical sampling and regression analysis for RT-Level power evaluation. In: IEEE\/ACM International Conference on Computer-Aided Design, San Jose, 1996. 583\u2013588"},{"key":"5169_CR3","doi-asserted-by":"crossref","first-page":"446","DOI":"10.1109\/92.335013","volume":"2","author":"F N Najm","year":"2002","unstructured":"Najm F N. A survey of power estimation techniques in VLSI circuits. IEEE Trans Very Large Scale Integr Syst, 2002, 2: 446\u2013455","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"5169_CR4","volume-title":"CCS Power Technical White Paper","author":"Synopsys Inc.","year":"2006","unstructured":"Synopsys Inc. CCS Power Technical White Paper. 2006"},{"key":"5169_CR5","volume-title":"Effective Current Source Model (ECSM)","author":"Cadence Design Systems Inc.","year":"2007","unstructured":"Cadence Design Systems Inc. Effective Current Source Model (ECSM). Datasheet, 2007"},{"key":"5169_CR6","doi-asserted-by":"crossref","first-page":"980","DOI":"10.1109\/TED.2005.846317","volume":"52","author":"K Keunwoo","year":"2005","unstructured":"Keunwoo K, Das K K, Joshi R V, et al. Leakage power analysis of 25-nm double-gate CMOS devices and circuits. IEEE Trans Electron Dev, 2005, 52: 980\u2013986","journal-title":"IEEE Trans Electron Dev"},{"key":"5169_CR7","first-page":"50","volume-title":"Proceedings of the 32nd European Solid-State Circuits Conference, Montreux","author":"S Inaba","year":"2006","unstructured":"Inaba S, Okano K, Izumida T, et al. FinFET: the prospective multi-gate device for future SoC applications. In: Proceedings of the 32nd European Solid-State Circuits Conference, Montreux, 2006. 50\u201353"},{"key":"5169_CR8","first-page":"042404","volume":"57","author":"Q Xie","year":"2014","unstructured":"Xie Q, Liang R R, Wang J, et al. Nanoscale triple-gate FinFET design considerations based on an analytical model of short-channel effects. Sci China Inf Sci, 2014, 57: 042404","journal-title":"Sci China Inf Sci"},{"key":"5169_CR9","doi-asserted-by":"crossref","first-page":"816","DOI":"10.1109\/TVLSI.2008.2000455","volume":"16","author":"B Swahn","year":"2008","unstructured":"Swahn B, Hassoun S. Electro-thermal analysis of multi-Fin devices. IEEE Trans Very Large Scale Integr Syst, 2008, 16: 816\u2013829","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"5169_CR10","first-page":"91","volume-title":"International Conference on Integrated Circuit Design and Technology, Austin","author":"Y X Liu","year":"2004","unstructured":"Liu Y X, Masahara M, Kenichi I, et al. Flexible threshold voltage 4-terminal FinFETs. In: International Conference on Integrated Circuit Design and Technology, Austin, 2004. 91\u201396"},{"key":"5169_CR11","first-page":"18.8.1","volume-title":"IEDM\u201903 Technical Digest","author":"Y X Liu","year":"2003","unstructured":"Liu Y X, Masahara M, Kenichi I, et al. Flexible threshold voltage FinFETs with independent double gates and an ideal rectangular cross-section Si-Fin channel. IEDM\u201903 Technical Digest, 2003. 18.8.1\u201318.8.3"},{"key":"5169_CR12","doi-asserted-by":"crossref","first-page":"446","DOI":"10.1109\/92.335013","volume":"2","author":"F N Najm","year":"1994","unstructured":"Najm F N. A survey of power estimation techniques in VLSI circuits. IEEE Trans Very Large Scale Integr Syst, 1994, 2: 446\u2013455","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"5169_CR13","first-page":"304","volume-title":"IEEE\/ACM International Conference on Computer-Aided Design, San Jose","author":"J Y Lin","year":"1994","unstructured":"Lin J Y, Liu T C, Shen W Z. A cell-based power estimation in CMOS combinational circuits. In: IEEE\/ACM International Conference on Computer-Aided Design, San Jose, 1994. 304\u2013309"},{"key":"5169_CR14","doi-asserted-by":"crossref","first-page":"751","DOI":"10.1109\/TVLSI.2010.2040094","volume":"19","author":"M Alioto","year":"2011","unstructured":"Alioto M. Comparative evaluation of layout density in 3T, 4T, and MT FinFET standard cells. IEEE Trans Very Large Scale Integr Syst, 2011, 19: 751\u2013762","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"5169_CR15","first-page":"560","volume-title":"International Conference on Computer Design, Lake Tahoe","author":"A Muttreja","year":"2007","unstructured":"Muttreja A, Agarwal N, Jha N K. CMOS logic design with independent-gate FinFETs. In: International Conference on Computer Design, Lake Tahoe, 2007. 560\u2013567"},{"key":"5169_CR16","doi-asserted-by":"crossref","first-page":"170","DOI":"10.1016\/j.sse.2006.10.014","volume":"51","author":"V P Trivedi","year":"2007","unstructured":"Trivedi V P, Fossum J G, Zhang W. Threshold voltage and bulk inversion effects in nonclassical CMOS devices with undoped ultra-thin bodies. Solid State Electron, 2007, 51: 170\u2013178","journal-title":"Solid State Electron"},{"key":"5169_CR17","first-page":"238","volume-title":"International Conference on VLSI Design (VLSID), Hyderabad","author":"S Chaudhuri","year":"2012","unstructured":"Chaudhuri S, Mishra P, Jha N K. Accurate leakage estimation for FinFET standard cells using the response surface methodology. In: International Conference on VLSI Design (VLSID), Hyderabad, 2012. 238\u2013244"},{"key":"5169_CR18","first-page":"1","volume-title":"International Conference on Electrical Engineering Computing Science and Automatic Control (CCE), Merida City","author":"S I Garduo","year":"2011","unstructured":"Garduo S I, Cerdeira A, Estrada M. Gate leakage currents modeling for oxynitride gate dielectric in double gate MOSFETs. In: International Conference on Electrical Engineering Computing Science and Automatic Control (CCE), Merida City, 2011. 1\u20135"},{"key":"5169_CR19","doi-asserted-by":"crossref","first-page":"1353","DOI":"10.1109\/TED.2012.2188296","volume":"59","author":"M Shrivastava","year":"2012","unstructured":"Shrivastava M, Agrawal M, Mahajan S, et al. Physical insight toward heat transport and an improved electrothermal modeling framework for FinFET architectures. IEEE Trans Electron Dev, 2012, 59: 1353\u20131363","journal-title":"IEEE Trans Electron Dev"},{"key":"5169_CR20","first-page":"583","volume-title":"IEEE\/ACM International Conference on Computer-Aided Design, San Jose","author":"J H Choi","year":"2006","unstructured":"Choi J H, Bansal A, Meterelliyoz M, et al. Leakage power dependent temperature estimation to predict thermal runaway in FinFET circuits. In: IEEE\/ACM International Conference on Computer-Aided Design, San Jose, 2006. 583\u2013586"},{"key":"5169_CR21","doi-asserted-by":"crossref","first-page":"2059","DOI":"10.1109\/TCAD.2007.906470","volume":"26","author":"J H Choi","year":"2007","unstructured":"Choi J H, Bansal A, Meterelliyoz M, et al. Self-consistent approach to leakage power and temperature estimation to predict thermal runaway in FinFET circuits. IEEE Trans Comput-Aid Design Integr Circ Syst, 2007, 26: 2059\u20132068","journal-title":"IEEE Trans Comput-Aid Design Integr Circ Syst"},{"key":"5169_CR22","first-page":"2059","volume-title":"International Conference on Ultimate Integration of Silicon, Udine","author":"J H Choi","year":"2007","unstructured":"Choi J H, Bansal A, Meterelliyoz M, et al. Simulation of self-heating effects in 30 nm gate length FinFET. In: International Conference on Ultimate Integration of Silicon, Udine, 2007. 2059\u20132068"},{"key":"5169_CR23","first-page":"237","volume-title":"Asia and South Pacific Conference on Design Automation, Yokohama","author":"A Bansal","year":"2006","unstructured":"Bansal A, Meterelliyoz M, Singh S, et al. Compact thermal models for estimation of temperature-dependent power\/performance in FinFET technology. In: Asia and South Pacific Conference on Design Automation, Yokohama, 2006. 237\u2013242"},{"key":"5169_CR24","doi-asserted-by":"crossref","first-page":"314","DOI":"10.1109\/APCAS.1996.569279","volume-title":"IEEE Asia Pacific Conference on Circuits and Systems, Seoul","author":"W C Tsai","year":"1996","unstructured":"Tsai W C, Shung C B, Wang D C. Accurate logic-level power simulation using glitch filtering and estimation. In: IEEE Asia Pacific Conference on Circuits and Systems, Seoul, 1996. 314\u2013317"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/link.springer.com\/content\/pdf\/10.1007\/s11432-014-5169-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/link.springer.com\/article\/10.1007\/s11432-014-5169-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/link.springer.com\/content\/pdf\/10.1007\/s11432-014-5169-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,14]],"date-time":"2019-08-14T13:52:59Z","timestamp":1565790779000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/link.springer.com\/10.1007\/s11432-014-5169-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8,30]]},"references-count":24,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2015,2]]}},"alternative-id":["5169"],"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1007\/s11432-014-5169-6","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,8,30]]}}}