{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,16]],"date-time":"2026-05-16T05:54:15Z","timestamp":1778910855386,"version":"3.51.4"},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2021,4,21]],"date-time":"2021-04-21T00:00:00Z","timestamp":1618963200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,4,21]],"date-time":"2021-04-21T00:00:00Z","timestamp":1618963200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1007\/s11432-020-3198-9","type":"journal-article","created":{"date-parts":[[2021,4,25]],"date-time":"2021-04-25T07:44:59Z","timestamp":1619336699000},"update-policy":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":24,"title":["Array-level boosting method with spatial extended allocation to improve the accuracy of memristor based computing-in-memory chips"],"prefix":"10.1007","volume":"64","author":[{"given":"Wenqiang","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bin","family":"Gao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Yao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianshi","family":"Tang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"He","family":"Qian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huaqiang","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,4,21]]},"reference":[{"key":"3198_CR1","doi-asserted-by":"publisher","first-page":"436","DOI":"10.1038\/nature14539","volume":"521","author":"Y LeCun","year":"2015","unstructured":"LeCun Y, Bengio Y, Hinton G. Deep learning. Nature, 2015, 521: 436\u2013444","journal-title":"Nature"},{"key":"3198_CR2","doi-asserted-by":"crossref","unstructured":"He K M, Zhang X Y, Ren S Q, et al. Deep residual learning for image recognition. In: Proceedings of IEEE Conference on Computer Vision and Pattern Recognition (CVPR), Las Vegas, 2016. 770\u2013778","DOI":"10.1109\/CVPR.2016.90"},{"key":"3198_CR3","unstructured":"Devlin J, Chang M W, Lee K, et al. BERT: pre-training of deep bidirectional transformers for language understanding. In: Proceedings of Conference of the North American Chapter of the Association for Computational Linguistics: Human Language Technologies, 2019. 4171\u20134186"},{"key":"3198_CR4","doi-asserted-by":"crossref","unstructured":"Lee J, Kim C, Kang S, et al. UNPU: a 50.6TOPS\/W unified deep neural network accelerator with 1b-to-16b fully-variable weight bit-precision. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2018. 218\u2013220","DOI":"10.1109\/ISSCC.2018.8310262"},{"key":"3198_CR5","doi-asserted-by":"publisher","first-page":"442","DOI":"10.1038\/s41928-018-0117-x","volume":"1","author":"S Salahuddin","year":"2018","unstructured":"Salahuddin S, Ni K, Datta S. The era of hyper-scaling in electronics. Nat Electron, 2018, 1: 442\u2013450","journal-title":"Nat Electron"},{"key":"3198_CR6","doi-asserted-by":"publisher","first-page":"333","DOI":"10.1038\/s41928-018-0092-2","volume":"1","author":"D Ielmini","year":"2018","unstructured":"Ielmini D, Wong H S P. In-memory computing with resistive switching devices. Nat Electron, 2018, 1: 333\u2013343","journal-title":"Nat Electron"},{"key":"3198_CR7","doi-asserted-by":"publisher","first-page":"22","DOI":"10.1038\/s41928-017-0006-8","volume":"1","author":"M A Zidan","year":"2018","unstructured":"Zidan M A, Strachan J P, Lu W D. The future of electronics based on memristive systems. Nat Electron, 2018, 1: 22\u201329","journal-title":"Nat Electron"},{"key":"3198_CR8","doi-asserted-by":"publisher","first-page":"371","DOI":"10.1038\/s41928-020-0435-7","volume":"3","author":"W Q Zhang","year":"2020","unstructured":"Zhang W Q, Gao B, Tang J S, et al. Neuro-inspired computing chips. Nat Electron, 2020, 3: 371\u2013382","journal-title":"Nat Electron"},{"key":"3198_CR9","doi-asserted-by":"crossref","unstructured":"Biswas A, Chandrakasan A P. Conv-RAM: an energy-efficient SRAM with embedded convolution computation for low-power CNN-based machine learning applications. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2018. 488\u2013490","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"3198_CR10","doi-asserted-by":"crossref","unstructured":"Si X, Chen J J, Tu Y N, et al. A twin-8T SRAM computation-in-memory macro for multiple-bit CNN-based machine learning. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2019. 396\u2013397","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"3198_CR11","doi-asserted-by":"publisher","first-page":"270","DOI":"10.1109\/JSSC.2014.2356197","volume":"50","author":"J Lu","year":"2015","unstructured":"Lu J, Young S, Arel I, et al. A 1 TOPS\/W analog deep machine-learning engine with floating-gate storage in 0.13 \u00b5m CMOS. IEEE J Solid-State Circ, 2015, 50: 270\u2013281","journal-title":"IEEE J Solid-State Circ"},{"key":"3198_CR12","doi-asserted-by":"crossref","unstructured":"Chen W H, Li K X, Lin W Y, et al. A 65 nm 1 Mb nonvolatile computing-in-memory ReRAM macro with sub-16 ns multiply-and-accumulate for binary DNN AI edge processors. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, 2018. 494\u2013496","DOI":"10.1109\/ISSCC.2018.8310400"},{"key":"3198_CR13","doi-asserted-by":"crossref","unstructured":"Mochida R, Kouno K, Hayata Y, et al. A 4M synapses integrated analog ReRAM based 66.5 TOPS\/W neural-network processor with cell current controlled writing and flexible network architecture. In: Proceedings of IEEE Symposium on VLSI Technology, Honolulu, 2018. 175\u2013176","DOI":"10.1109\/VLSIT.2018.8510676"},{"key":"3198_CR14","doi-asserted-by":"crossref","unstructured":"Nandakumar S R, Le Gallo M, Boybat I, et al. Mixed-precision architecture based on computational memory for training deep neural networks. In: Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), Florence, 2018","DOI":"10.1109\/ISCAS.2018.8351656"},{"key":"3198_CR15","doi-asserted-by":"crossref","unstructured":"Kim S, Ishii M, Lewis S, et al. NVM neuromorphic core with 64k-cell (256-by-256) phase change memory synaptic array with on-chip neuron circuits for continuous in-situ learning. In: Proceedings of IEEE International Electron Devices Meeting (IEDM), Washington, 2015","DOI":"10.1109\/IEDM.2015.7409716"},{"key":"3198_CR16","doi-asserted-by":"crossref","unstructured":"Sun X Y, Wang P N, Ni K, et al. Exploiting hybrid precision for training and inference: a 2T-1FeFET based analog synaptic weight cell. In: Proceedings of IEEE International Electron Devices Meeting (IEDM), 2018","DOI":"10.1109\/IEDM.2018.8614611"},{"key":"3198_CR17","doi-asserted-by":"publisher","first-page":"61","DOI":"10.1038\/nature14441","volume":"521","author":"M Prezioso","year":"2015","unstructured":"Prezioso M, Merrikh-Bayat F, Hoskins B D, et al. Training and operation of an integrated neuromorphic network based on metal-oxide memristors. Nature, 2015, 521: 61\u201364","journal-title":"Nature"},{"key":"3198_CR18","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1038\/s41586-018-0180-5","volume":"558","author":"S Ambrogio","year":"2018","unstructured":"Ambrogio S, Narayanan P, Tsai H, et al. Equivalent-accuracy accelerated neural-network training using analogue memory. Nature, 2018, 558: 60\u201367","journal-title":"Nature"},{"key":"3198_CR19","doi-asserted-by":"publisher","first-page":"15199","DOI":"10.1038\/ncomms15199","volume":"8","author":"P Yao","year":"2017","unstructured":"Yao P, Wu H Q, Gao B, et al. Face classification using electronic synapses. Nat Commun, 2017, 8: 15199","journal-title":"Nat Commun"},{"key":"3198_CR20","doi-asserted-by":"publisher","first-page":"49","DOI":"10.1038\/s42256-018-0001-4","volume":"1","author":"C Li","year":"2019","unstructured":"Li C, Wang Z R, Rao M Y, et al. Long short-term memory networks in memristor crossbar arrays. Nat Mach Intell, 2019, 1: 49\u201357","journal-title":"Nat Mach Intell"},{"key":"3198_CR21","doi-asserted-by":"publisher","first-page":"2473","DOI":"10.1038\/s41467-020-16108-9","volume":"11","author":"V Joshi","year":"2020","unstructured":"Joshi V, Le Gallo M, Haefeli S, et al. Accurate deep neural network inference using computational phase-change memory. Nat Commun, 2020, 11: 2473","journal-title":"Nat Commun"},{"key":"3198_CR22","doi-asserted-by":"crossref","unstructured":"Liu B Y, Li H, Chen Y R, et al. Vortex: variation-aware training for memristor X-bar. In: Proceedings of the 52nd ACM\/EDAC\/IEEE Design Automation Conference, San Francisco, 2015","DOI":"10.1145\/2744769.2744930"},{"key":"3198_CR23","doi-asserted-by":"publisher","first-page":"641","DOI":"10.1038\/s41586-020-1942-4","volume":"577","author":"P Yao","year":"2020","unstructured":"Yao P, Wu H Q, Gao B, et al. Fully hardware-implemented memristor convolutional neural network. Nature, 2020, 577: 641\u2013646","journal-title":"Nature"},{"key":"3198_CR24","doi-asserted-by":"publisher","first-page":"3163","DOI":"10.1109\/JSSC.2018.2867275","volume":"53","author":"S K Gonugondla","year":"2018","unstructured":"Gonugondla S K, Kang M, Shanbhag N R. A variation-tolerant in-memory machine learning classifier via on-chip training. IEEE J Solid-State Circ, 2018, 53: 3163\u20133173","journal-title":"IEEE J Solid-State Circ"},{"key":"3198_CR25","doi-asserted-by":"publisher","first-page":"2514","DOI":"10.1038\/s41467-018-04933-y","volume":"9","author":"I Boybat","year":"2018","unstructured":"Boybat I, Le Gallo M, Nandakumar S R, et al. Neuromorphic computing with multi-memristive synapses. Nat Commun, 2018, 9: 2514","journal-title":"Nat Commun"},{"key":"3198_CR26","doi-asserted-by":"publisher","first-page":"4273","DOI":"10.1038\/s41467-020-18098-0","volume":"11","author":"D Joksas","year":"2020","unstructured":"Joksas D, Freitas P, Chai Z, et al. Committee machines \u2014 a universal method to deal with non-idealities in memristor-based neural networks. Nat Commun, 2020, 11: 4273","journal-title":"Nat Commun"},{"key":"3198_CR27","doi-asserted-by":"crossref","unstructured":"Wu W, Wu H Q, Gao B, et al. A methodology to improve linearity of analog RRAM for neuromorphic computing. In: Proceedings of IEEE Symposium on VLSI Technology, Honolulu, 2018. 103\u2013104","DOI":"10.1109\/VLSIT.2018.8510690"},{"key":"3198_CR28","doi-asserted-by":"crossref","unstructured":"Kull L, Toifl T, Schmatz M, et al. A 3.1 mW 8b 1.2 GS\/s single-channel asynchronous SAR ADC with alternate comparators for enhanced speed in 32 nm digital SOI CMOS. In: Proceedings of IEEE International Solid-State Circuits Conference Digest of Technical Papers, San Francisco, 2013. 468\u2013469","DOI":"10.1109\/ISSCC.2013.6487818"},{"key":"3198_CR29","doi-asserted-by":"crossref","unstructured":"Shafiee A, Nag A, Muralimanohar N, et al. ISAAC: a convolutional neural network accelerator with in-situ analog arithmetic in crossbars. In: Proceedings of the 43rd Annual International Symposium on Computer Architecture (ISCA), Seoul, 2016. 14\u201326","DOI":"10.1145\/3007787.3001139"},{"key":"3198_CR30","doi-asserted-by":"crossref","unstructured":"Zhang W Q, Peng X C, Wu H Q, et al. Design guidelines of RRAM based neural-processing-unit: a joint device-circuit-algorithm analysis. In: Proceedings of the 56th Annual Design Automation Conference, Las Vegas, 2019","DOI":"10.1145\/3316781.3317797"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/link.springer.com\/content\/pdf\/10.1007\/s11432-020-3198-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/link.springer.com\/article\/10.1007\/s11432-020-3198-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/link.springer.com\/content\/pdf\/10.1007\/s11432-020-3198-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,20]],"date-time":"2022-07-20T20:09:45Z","timestamp":1658347785000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/link.springer.com\/10.1007\/s11432-020-3198-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,21]]},"references-count":30,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2021,6]]}},"alternative-id":["3198"],"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1007\/s11432-020-3198-9","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,4,21]]},"assertion":[{"value":"31 December 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"25 February 2021","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 April 2021","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}],"article-number":"160406"}}