{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T04:55:03Z","timestamp":1764132903269},"reference-count":41,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"funder":[{"name":"Spanish Plan Nacional I+D+I","award":["TEC2007-68074-C02-01\/MIC"],"award-info":[{"award-number":["TEC2007-68074-C02-01\/MIC"]}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Digital Signal Processing"],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1016\/j.dsp.2015.05.007","type":"journal-article","created":{"date-parts":[[2015,5,12]],"date-time":"2015-05-12T17:20:37Z","timestamp":1431451237000},"page":"110-122","update-policy":"https:\/\/2.zoppoz.workers.dev:443\/http\/dx.doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":9,"special_numbering":"C","title":["Improvements for the applicability of power-watermarking to embedded IP cores protection: e-coreIPP"],"prefix":"10.1016","volume":"44","author":[{"given":"L.","family":"Parrilla","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Castillo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Todorovich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Garc\u00eda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.P.","family":"Morales","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Botella","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/j.dsp.2015.05.007_br0010","series-title":"Reuse Methodology Manual for System-on-a-Chip Designs","author":"Keating","year":"1998"},{"key":"10.1016\/j.dsp.2015.05.007_br0020","series-title":"Digital Watermarking: Principles & Practice","author":"Cox","year":"2001"},{"key":"10.1016\/j.dsp.2015.05.007_br0030","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1007\/3-540-36617-2_13","article-title":"Watermarking techniques for electronic circuit designs","volume":"vol. 2613","author":"Charbon","year":"2003"},{"key":"10.1016\/j.dsp.2015.05.007_br0040","series-title":"Proc. of the Design Automation Conference","first-page":"776","article-title":"Watermarking techniques for intellectual property protection","author":"Kahng","year":"1998"},{"issue":"3","key":"10.1016\/j.dsp.2015.05.007_br0050","doi-asserted-by":"crossref","first-page":"523","DOI":"10.1145\/1080334.1080338","article-title":"Behavioral synthesis techniques for intellectual property protection","volume":"10","author":"Houshanfar","year":"2005","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"issue":"5","key":"10.1016\/j.dsp.2015.05.007_br0060","doi-asserted-by":"crossref","first-page":"578","DOI":"10.1109\/TVLSI.2007.896914","article-title":"IPP@HDL: efficient intellectual property protection scheme for IP cores","volume":"15","author":"Castillo","year":"2007","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"10","key":"10.1016\/j.dsp.2015.05.007_br0070","doi-asserted-by":"crossref","first-page":"1749","DOI":"10.1109\/TVLSI.2011.2162347","article-title":"Secure public verification of IP marks in FPGA design through a zero-knowledge protocol","volume":"20","author":"Saha","year":"2012","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10.1016\/j.dsp.2015.05.007_br0080","doi-asserted-by":"crossref","unstructured":"E. Castillo, U. Meyer-Baese, A. Garc\u00eda, L. Parrilla, A. Lloris, Intellectual property protection of IP cores through high-level watermarking, in: Independent Component Analyses, Wavelets, Unsupervised Nano-Biomimetic Sensors, and Neural Networks V, April 09, Proc. SPIE 6576, (2007) 657619.","DOI":"10.1117\/12.719202"},{"key":"10.1016\/j.dsp.2015.05.007_br0090","doi-asserted-by":"crossref","DOI":"10.1117\/12.850526","article-title":"Watermarking strategies for IP protection of micro-processor cores","volume":"7703","author":"Parrilla","year":"2010","journal-title":"Proc. SPIE"},{"key":"10.1016\/j.dsp.2015.05.007_br0100","series-title":"Proc. of 4th Southern Conference on Programmable Logic","first-page":"183","article-title":"Automated signature insertion in combinational logic patterns","author":"Castillo","year":"2008"},{"key":"10.1016\/j.dsp.2015.05.007_br0110","doi-asserted-by":"crossref","DOI":"10.1155\/2015\/752969","article-title":"Design time optimization for hardware watermarking protection of HDL designs","author":"Castillo","year":"2015","journal-title":"Sci. World J."},{"key":"10.1016\/j.dsp.2015.05.007_br0120","first-page":"1","article-title":"Hardware IP protection during evaluation using embedded sequential Trojan","volume":"99","author":"Narasimhan","year":"2011","journal-title":"IEEE Des. Test Comput."},{"issue":"1","key":"10.1016\/j.dsp.2015.05.007_br0130","doi-asserted-by":"crossref","first-page":"123","DOI":"10.1007\/s11265-007-0136-8","article-title":"Power signature watermarking of IP cores for FPGAs","volume":"51","author":"Ziener","year":"2008","journal-title":"J. Signal Process. Syst."},{"key":"10.1016\/j.dsp.2015.05.007_br0140","doi-asserted-by":"crossref","unstructured":"D. Ziener, F. Baueregger, J. Teich, Multiplexing methods for power watermarking, in: Proceedings of the IEEE Int. Symposium on Hardware-Oriented Security and Trust, HOST 2010, Anaheim, USA, June 2010, pp. 54\u201359.","DOI":"10.1109\/HST.2010.5513118"},{"key":"10.1016\/j.dsp.2015.05.007_br0150","series-title":"IEEE International Workshop on Hardware-Oriented Security and Trust","first-page":"59","article-title":"Verifying the authenticity of chip designs with the DesignTag system","author":"Kean","year":"2008"},{"key":"10.1016\/j.dsp.2015.05.007_br0160","doi-asserted-by":"crossref","first-page":"629","DOI":"10.1016\/j.micpro.2013.04.002","article-title":"RFID based access control protection scheme for SRAM FPGA IP cores","volume":"37","author":"Sridhar","year":"2013","journal-title":"Microprocess. Microsyst."},{"key":"10.1016\/j.dsp.2015.05.007_br0170","doi-asserted-by":"crossref","unstructured":"G.B. Wakhle, I. Aggarwal, S. Gaba, Synthesis and implementation of UART using VHDL codes, in: 2012 International Symposium on Computer, Consumer and Control, IS3C, June 2012, pp. 1\u20136.","DOI":"10.1109\/IS3C.2012.10"},{"key":"10.1016\/j.dsp.2015.05.007_br0180","unstructured":"Philips Semiconductors, Remote control system RC-5 including command tables, Publication No. 9388 706 23011, 1992."},{"issue":"6","key":"10.1016\/j.dsp.2015.05.007_br0190","doi-asserted-by":"crossref","first-page":"278","DOI":"10.1049\/esej:20000609","article-title":"Manchester encoding: opposing definitions resolved","volume":"9","author":"Forster","year":"2000","journal-title":"Eng. Sci. Educ. J."},{"key":"10.1016\/j.dsp.2015.05.007_br0200","unstructured":"Xilinx Inc., Spartan-3A starter kit, online https:\/\/2.zoppoz.workers.dev:443\/http\/www.xilinx.com\/products\/boards-and-kits\/hw-spar3a-sk-uni-g.html, last access: Feb. 2015."},{"key":"10.1016\/j.dsp.2015.05.007_br0210","unstructured":"Xilinx, Inc., Spartan-3 family user guide, online https:\/\/2.zoppoz.workers.dev:443\/http\/www.xilinx.com\/support\/documentation\/user_guides\/ug331.pdf, last access: Feb. 2015."},{"key":"10.1016\/j.dsp.2015.05.007_br0220","unstructured":"Xilinx Inc., Spartan-6 FPGA SP605 evaluation kit, online https:\/\/2.zoppoz.workers.dev:443\/http\/www.xilinx.com\/products\/boards-and-kits\/ek-s6-sp605-g.html, last access: Feb. 2015."},{"key":"10.1016\/j.dsp.2015.05.007_br0230","unstructured":"Xilinx Inc., Spartan-6 family overview, online https:\/\/2.zoppoz.workers.dev:443\/http\/www.xilinx.com\/support\/documentation\/data_sheets\/ds160.pdf, last access: Feb. 2015."},{"key":"10.1016\/j.dsp.2015.05.007_br0240","unstructured":"Xilinx Inc., Virtex-6 FPGA ML605 evaluation kit, online https:\/\/2.zoppoz.workers.dev:443\/http\/www.xilinx.com\/products\/boards-and-kits\/ek-v6-ml605-g.html, last access: Feb. 2015."},{"key":"10.1016\/j.dsp.2015.05.007_br0250","unstructured":"Xilinx Inc., Virtex-6 family overview, online https:\/\/2.zoppoz.workers.dev:443\/http\/www.xilinx.com\/support\/documentation\/data_sheets\/ds150.pdf, last access: Feb. 2015."},{"key":"10.1016\/j.dsp.2015.05.007_br0260","unstructured":"Terasic, Altera DE2 board. URL, online https:\/\/2.zoppoz.workers.dev:443\/http\/www.terasic.com.tw\/cgi-bin\/page\/archive.pl?Language=English&CategoryNo=165&No=30, last access: Feb. 2015."},{"key":"10.1016\/j.dsp.2015.05.007_br0270","unstructured":"Altera Corp., Cyclone II device handbook, Section 1. Cyclone II device family data sheet, online https:\/\/2.zoppoz.workers.dev:443\/http\/www.altera.com\/literature\/hb\/cyc2\/cyc2_cii5v1.pdf, last access: Feb. 2015."},{"key":"10.1016\/j.dsp.2015.05.007_br0280","unstructured":"Altera Corp., Arria II GX FPGA development kit, online https:\/\/2.zoppoz.workers.dev:443\/http\/www.altera.com\/products\/devkits\/altera\/kit-aiigx-pcie.html, last access: Feb. 2015."},{"key":"10.1016\/j.dsp.2015.05.007_br0290","unstructured":"Altera Corp., Arria II device handbook, online https:\/\/2.zoppoz.workers.dev:443\/http\/www.altera.com\/literature\/hb\/arria-ii-gx\/arria-ii-gx_handbook.pdf, last access: Feb. 2015."},{"key":"10.1016\/j.dsp.2015.05.007_br0300","series-title":"Principles of Modern Digital Design","author":"Lala","year":"2007"},{"issue":"2","key":"10.1016\/j.dsp.2015.05.007_br0310","doi-asserted-by":"crossref","first-page":"242","DOI":"10.1109\/TIT.1968.1054109","article-title":"Nonbinary BCH decoding","volume":"14","author":"Berlekamp","year":"1968","journal-title":"IEEE Trans. Inf. Theory"},{"issue":"1","key":"10.1016\/j.dsp.2015.05.007_br0320","doi-asserted-by":"crossref","first-page":"122","DOI":"10.1109\/TIT.1969.1054260","article-title":"Shift-register synthesis and BCH decoding","volume":"15","author":"Massey","year":"1969","journal-title":"IEEE Trans. Inf. Theory"},{"key":"10.1016\/j.dsp.2015.05.007_br0330","unstructured":"D. Wallner, T80 core, online https:\/\/2.zoppoz.workers.dev:443\/http\/opencores.org\/project,t80, last access: Feb. 2015."},{"key":"10.1016\/j.dsp.2015.05.007_br0340","series-title":"Communication Systems","author":"Carlson","year":"2002"},{"key":"10.1016\/j.dsp.2015.05.007_br0350","author":"Mike"},{"issue":"5","key":"10.1016\/j.dsp.2015.05.007_br0360","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/MC.1984.1659138","article-title":"Residue arithmetic: a tutorial with examples","volume":"17","author":"Taylor","year":"1984","journal-title":"Computer"},{"key":"10.1016\/j.dsp.2015.05.007_br0370","unstructured":"IEEE, IEEE standard VHDL language reference manual, IEEE Std 1076\u20132008, revision of IEEE Std 1076-2002, Jan. 2009."},{"key":"10.1016\/j.dsp.2015.05.007_br0380","unstructured":"IEEE, IEEE standard for Verilog hardware description language, IEEE Std 1364\u20132005, revision of IEEE Std 1364\u20132001, 2006."},{"key":"10.1016\/j.dsp.2015.05.007_br0390","doi-asserted-by":"crossref","DOI":"10.1117\/12.884142","article-title":"Intellectual property protection (IPP) using obfuscation in C, VHDL, and Verilog coding","volume":"8058","author":"Meyer-Baese","year":"2011","journal-title":"Proc. SPIE"},{"key":"10.1016\/j.dsp.2015.05.007_br0400","unstructured":"Aldec, Inc., online https:\/\/2.zoppoz.workers.dev:443\/http\/www.aldec.com\/en\/support\/resources\/documentation\/articles\/1586, last access: Feb. 2015."},{"key":"10.1016\/j.dsp.2015.05.007_br0410","unstructured":"Visengi, online https:\/\/2.zoppoz.workers.dev:443\/http\/www.visengi.com\/products\/software\/vhdl_obfuscator, last access: Feb. 2015."}],"container-title":["Digital Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S1051200415001669?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S1051200415001669?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2018,9,22]],"date-time":"2018-09-22T17:27:34Z","timestamp":1537637254000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/linkinghub.elsevier.com\/retrieve\/pii\/S1051200415001669"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":41,"alternative-id":["S1051200415001669"],"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/j.dsp.2015.05.007","relation":{},"ISSN":["1051-2004"],"issn-type":[{"value":"1051-2004","type":"print"}],"subject":[],"published":{"date-parts":[[2015,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Improvements for the applicability of power-watermarking to embedded IP cores protection: e-coreIPP","name":"articletitle","label":"Article Title"},{"value":"Digital Signal Processing","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/j.dsp.2015.05.007","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2015 Elsevier Inc. All rights reserved.","name":"copyright","label":"Copyright"}]}}