{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T17:06:42Z","timestamp":1780074402063,"version":"3.54.0"},"reference-count":32,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Digital Signal Processing"],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1016\/j.dsp.2016.10.011","type":"journal-article","created":{"date-parts":[[2016,10,27]],"date-time":"2016-10-27T17:47:03Z","timestamp":1477590423000},"page":"1-10","update-policy":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":13,"special_numbering":"C","title":["A new area-efficient BCD-digit multiplier"],"prefix":"10.1016","volume":"62","author":[{"given":"Encarnaci\u00f3n","family":"Castillo","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Antonio","family":"Lloris","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Diego P.","family":"Morales","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Luis","family":"Parrilla","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Antonio","family":"Garc\u00eda","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guillermo","family":"Botella","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"issue":"2","key":"10.1016\/j.dsp.2016.10.011_br0010","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1147\/JRD.2010.2040930","article-title":"A survey of hardware designs for decimal arithmetic","volume":"54","author":"Wang","year":"2010","journal-title":"IBM J. Res. Dev."},{"key":"10.1016\/j.dsp.2016.10.011_br0020","series-title":"2014 22nd International Conference on Very Large Scale Integration","first-page":"1","article-title":"Decimal engine for energy-efficient multicore processors","author":"Nannarelli","year":"2014"},{"key":"10.1016\/j.dsp.2016.10.011_br0030","series-title":"Research Trends in Existing Technologies That Are Building Blocks to the Internet of Things","first-page":"539","author":"Dlodlo","year":"2015"},{"key":"10.1016\/j.dsp.2016.10.011_br0040","author":"Kavis"},{"issue":"2","key":"10.1016\/j.dsp.2016.10.011_br0050","doi-asserted-by":"crossref","first-page":"354","DOI":"10.1016\/j.dsp.2010.06.013","article-title":"Function approximation on decimal operands","volume":"21","author":"Sanchez-Romero","year":"2011","journal-title":"Digit. Signal Process."},{"issue":"5","key":"10.1016\/j.dsp.2016.10.011_br0060","doi-asserted-by":"crossref","first-page":"956","DOI":"10.1109\/TC.2012.35","article-title":"High-speed parallel decimal multiplication with redundant internal encodings","volume":"62","author":"Han","year":"2013","journal-title":"IEEE Trans. Comput."},{"issue":"8","key":"10.1016\/j.dsp.2016.10.011_br0070","doi-asserted-by":"crossref","first-page":"1902","DOI":"10.1109\/TC.2014.2315626","article-title":"Fast radix-10 multiplication using redundant bcd codes","volume":"63","author":"Vazquez","year":"2014","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.dsp.2016.10.011_br0080","series-title":"NORCHIP","first-page":"1","article-title":"Energy efficient FPGA based hardware accelerators for financial applications","author":"Toft","year":"2014"},{"issue":"2","key":"10.1016\/j.dsp.2016.10.011_br0090","doi-asserted-by":"crossref","first-page":"675","DOI":"10.1016\/j.dsp.2012.09.017","article-title":"Pipelined architecture for real-time cost-optimized extraction of visual primitives based on FPGAs","volume":"23","author":"Barranco","year":"2013","journal-title":"Digit. Signal Process."},{"issue":"6","key":"10.1016\/j.dsp.2016.10.011_br0100","doi-asserted-by":"crossref","first-page":"1174","DOI":"10.1016\/j.dsp.2012.05.013","article-title":"Quantization analysis and enhancement of a VLSI gradient-based motion estimation architecture","volume":"22","author":"Botella","year":"2012","journal-title":"Digit. Signal Process."},{"key":"10.1016\/j.dsp.2016.10.011_br0110","series-title":"2015 International Conference on Advances in Computing, Communications and Informatics","first-page":"1263","article-title":"A compact multichannel data acquisition and processing system for IoT applications","author":"George","year":"2015"},{"issue":"2008","key":"10.1016\/j.dsp.2016.10.011_br0120","first-page":"1","volume":"754","year":"2008","journal-title":"IEEE Std."},{"key":"10.1016\/j.dsp.2016.10.011_br0130","doi-asserted-by":"crossref","first-page":"40","DOI":"10.1016\/j.compeleceng.2016.06.005","article-title":"Decimal goldschmidt: a hardware algorithm for radix-10 division","volume":"53","author":"Hosseiny","year":"2016","journal-title":"Comput. Electr. Eng."},{"key":"10.1016\/j.dsp.2016.10.011_br0140","series-title":"Programmable Logic Conference (SPL), 2010 VI Southern","first-page":"67","article-title":"Decimal division: algorithms and FPGA implementations","author":"Deschamps","year":"2010"},{"issue":"7","key":"10.1016\/j.dsp.2016.10.011_br0150","doi-asserted-by":"crossref","first-page":"1460","DOI":"10.1109\/TC.2012.79","article-title":"Binary integer decimal-based floating-point multiplication","volume":"62","author":"Gonzalez-Navarro","year":"2013","journal-title":"IEEE Trans. Comput."},{"issue":"11","key":"10.1016\/j.dsp.2016.10.011_br0160","doi-asserted-by":"crossref","first-page":"1539","DOI":"10.1109\/TC.2009.110","article-title":"Improving the speed of parallel decimal multiplication","volume":"58","author":"Jaberipur","year":"2009","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.dsp.2016.10.011_br0170","series-title":"Application-Specific Systems, Architectures, and Processors, 2003. Proceedings. IEEE International Conference on","first-page":"348","article-title":"Decimal multiplication via carry-save addition","author":"Erle","year":"2003"},{"key":"10.1016\/j.dsp.2016.10.011_br0180","series-title":"Computer Design: VLSI in Computers and Processors. ICCD 2004. Proceedings. IEEE International Conference on","first-page":"26","article-title":"A high-frequency decimal multiplier","author":"Kenney","year":"2004"},{"key":"10.1016\/j.dsp.2016.10.011_br0190","series-title":"17th IEEE Symposium on Computer Arithmetic","first-page":"21","article-title":"Decimal multiplication with efficient partial product generation","author":"Erle","year":"2005"},{"issue":"5","key":"10.1016\/j.dsp.2016.10.011_br0200","doi-asserted-by":"crossref","first-page":"679","DOI":"10.1109\/TC.2009.167","article-title":"Improved design of high-performance parallel decimal multipliers","volume":"59","author":"Vazquez","year":"2010","journal-title":"IEEE Trans. Comput."},{"issue":"12","key":"10.1016\/j.dsp.2016.10.011_br0210","doi-asserted-by":"crossref","first-page":"3883","DOI":"10.1007\/s00034-014-9823-4","article-title":"Efficient asic and FPGA implementation of binary-coded decimal digit multipliers","volume":"33","author":"Gorgin","year":"2014","journal-title":"Circuits Syst. Signal Process."},{"issue":"4\u20135","key":"10.1016\/j.dsp.2016.10.011_br0220","doi-asserted-by":"crossref","first-page":"296","DOI":"10.1016\/j.micpro.2015.01.004","article-title":"Fast architecture for decimal digit multiplication","volume":"39","author":"Fazlali","year":"2015","journal-title":"Microprocess. Microsyst."},{"key":"10.1016\/j.dsp.2016.10.011_br0230","series-title":"Fortieth Asilomar Conference on Signals, Systems and Computers","first-page":"313","article-title":"A radix-10 combinational multiplier","author":"Lang","year":"2006"},{"key":"10.1016\/j.dsp.2016.10.011_br0240","series-title":"Programmable Logic (SPL), 2011 VII Southern Conference on","first-page":"257","article-title":"Iterative decimal multiplication using binary arithmetic","author":"V\u00e9stias","year":"2011"},{"key":"10.1016\/j.dsp.2016.10.011_br0250","series-title":"2010 International Symposium on VLSI Design Automation and Test (VLSI-DAT)","first-page":"315","article-title":"A high performance binary to bcd converter for decimal multiplication","author":"Bhattacharya","year":"2010"},{"key":"10.1016\/j.dsp.2016.10.011_br0260","series-title":"2011 IEEE 29th International Conference on Computer Design (ICCD)","first-page":"226","article-title":"Fast and compact binary-to-bcd conversion circuits for decimal multiplication","author":"Al-Khaleel","year":"2011"},{"key":"10.1016\/j.dsp.2016.10.011_br0270","series-title":"8th International Symposium on Mechatronics and Its Applications (ISMA), 2012","first-page":"1","article-title":"FPGA implementation of binary coded decimal digit adders and multipliers","author":"Al-Khaleel","year":"2012"},{"key":"10.1016\/j.dsp.2016.10.011_br0280","series-title":"International Conference on Reconfigurable Computing and FPGAs, 2009","first-page":"36","article-title":"FPGA implementations of bcd multipliers","author":"Sutter","year":"2009"},{"issue":"4","key":"10.1016\/j.dsp.2016.10.011_br0290","doi-asserted-by":"crossref","first-page":"377","DOI":"10.1049\/iet-cdt:20060160","article-title":"Binary-coded decimal digit multipliers","volume":"1","author":"Jaberipur","year":"2007","journal-title":"IEE J. Comput. Digit. Tech."},{"key":"10.1016\/j.dsp.2016.10.011_br0300","doi-asserted-by":"crossref","DOI":"10.1016\/j.micpro.2016.07.021","article-title":"Comments on \u201cFast architecture for decimal digit multiplication\u201d","author":"Castillo","year":"2016","journal-title":"Microprocess. Microsyst."},{"key":"10.1016\/j.dsp.2016.10.011_br0310","series-title":"International Conference on Electronic Design","first-page":"1","article-title":"Decimal multiplication using compact bcd multiplier","author":"James","year":"2008"},{"key":"10.1016\/j.dsp.2016.10.011_br0320","series-title":"International Symposium on Communications and Information Technologies","first-page":"543","article-title":"Novel high-speed architecture for 32-bit binary coded decimal (bcd) multiplier","author":"Veeramachaneni","year":"2008"}],"container-title":["Digital Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S1051200416301804?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S1051200416301804?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2018,7,15]],"date-time":"2018-07-15T16:57:29Z","timestamp":1531673849000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/linkinghub.elsevier.com\/retrieve\/pii\/S1051200416301804"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":32,"alternative-id":["S1051200416301804"],"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/j.dsp.2016.10.011","relation":{},"ISSN":["1051-2004"],"issn-type":[{"value":"1051-2004","type":"print"}],"subject":[],"published":{"date-parts":[[2017,3]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A new area-efficient BCD-digit multiplier","name":"articletitle","label":"Article Title"},{"value":"Digital Signal Processing","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/j.dsp.2016.10.011","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2016 Elsevier Inc. All rights reserved.","name":"copyright","label":"Copyright"}]}}