{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T08:10:36Z","timestamp":1759133436075,"version":"3.44.0"},"reference-count":35,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Future Generation Computer Systems"],"published-print":{"date-parts":[[2021,2]]},"DOI":"10.1016\/j.future.2020.09.008","type":"journal-article","created":{"date-parts":[[2020,9,7]],"date-time":"2020-09-07T01:45:16Z","timestamp":1599443116000},"page":"100-114","update-policy":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":8,"special_numbering":"C","title":["Configurable DSI partitioned approximate multiplier"],"prefix":"10.1016","volume":"115","author":[{"given":"Fahimeh","family":"Hajizadeh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammadreza","family":"Binesh Marvasti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seyyed Amir","family":"Asghari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mostafa","family":"Abbas Mollaei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amir M.","family":"Rahmani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"year":"2019","series-title":"International Technology Roadmap for Semiconductors (ITRS)","key":"10.1016\/j.future.2020.09.008_b1"},{"key":"10.1016\/j.future.2020.09.008_b2","doi-asserted-by":"crossref","unstructured":"C. Kozyrakis, Advancing computer systems without technology progress, in: 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), Austin, TX, 2013, pp. 142\u2013142, https:\/\/2.zoppoz.workers.dev:443\/http\/dx.doi.org\/10.1109\/ISPASS.2013.6557164.","DOI":"10.1109\/ISPASS.2013.6557164"},{"key":"10.1016\/j.future.2020.09.008_b3","doi-asserted-by":"crossref","unstructured":"J. Han, M. Orshansky, Approximate computing: An emerging paradigm for energy-efficient design, in: 2013 18th IEEE European Test Symposium (ETS), Avignon, 2013, pp. 1\u20136, https:\/\/2.zoppoz.workers.dev:443\/http\/dx.doi.org\/10.1109\/ETS.2013.6569370.","DOI":"10.1109\/ETS.2013.6569370"},{"issue":"1","key":"10.1016\/j.future.2020.09.008_b4","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/MDAT.2015.2505723","article-title":"Approximate computing: A survey","volume":"33","author":"Xu","year":"2016","journal-title":"IEEE Des. Test"},{"issue":"1","key":"10.1016\/j.future.2020.09.008_b5","doi-asserted-by":"crossref","first-page":"124","DOI":"10.1109\/TCAD.2012.2217962","article-title":"Low-power digital signal processing using approximate adders","volume":"32","author":"Gupta","year":"2013","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.future.2020.09.008_b6","doi-asserted-by":"crossref","unstructured":"A. Becher, J. Echavarria, D. Ziener, S. Wildermann, J. Teich, A LUT-based approximate adder, in: 2016 IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), Washington, DC, 2016, pp. 27\u201327, https:\/\/2.zoppoz.workers.dev:443\/http\/dx.doi.org\/10.1109\/FCCM.2016.16.","DOI":"10.1109\/FCCM.2016.16"},{"issue":"8","key":"10.1016\/j.future.2020.09.008_b7","first-page":"1089","article-title":"RAP-CLA: A reconfigurable Approximate Carry look-ahead Adder","volume":"65","author":"Akbari","year":"2018","journal-title":"IEEE Trans. Circuits Syst. II"},{"key":"10.1016\/j.future.2020.09.008_b8","doi-asserted-by":"crossref","unstructured":"M. Shafique, R. Hafiz, S. Rehman, W. El-Harouni, J. Henkel, Invited: Cross-layer approximate computing: From logic to architectures, in: 2016 53nd ACM\/EDAC\/IEEE Design Automation Conference (DAC), Austin, TX, 2016, pp. 1\u20136, https:\/\/2.zoppoz.workers.dev:443\/http\/dx.doi.org\/10.1145\/2897937.2905008.","DOI":"10.1145\/2897937.2906199"},{"key":"10.1016\/j.future.2020.09.008_b9","doi-asserted-by":"crossref","unstructured":"H.A.F. Almurib, T.N. Kumar, F. Lombardi, Inexact designs for approximate low power addition by cell replacement, in: 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), Dresden, 2016, pp. 660\u2013665.","DOI":"10.3850\/9783981537079_0042"},{"key":"10.1016\/j.future.2020.09.008_b10","doi-asserted-by":"crossref","unstructured":"P. Kulkarni, P. Gupta, M. Ercegovac, Trading accuracy for power with an under designed multiplier architecture, in: 2011 24th International Conference on VLSI Design, Chennai, 2011, pp. 346-351, https:\/\/2.zoppoz.workers.dev:443\/http\/dx.doi.org\/10.1109\/VLSID.2011.51.","DOI":"10.1109\/VLSID.2011.51"},{"key":"10.1016\/j.future.2020.09.008_b11","doi-asserted-by":"crossref","unstructured":"Khaing\u00a0Yin Kyaw, Wang\u00a0Ling Goh, Kiat\u00a0Seng Yeo, Low-power high-speed multiplier for error-tolerant application, in: 2010 IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC), Hong Kong, 2010, pp. 1\u20134, https:\/\/2.zoppoz.workers.dev:443\/http\/dx.doi.org\/10.1109\/EDSSC.2010.5713751.","DOI":"10.1109\/EDSSC.2010.5713751"},{"key":"10.1016\/j.future.2020.09.008_b12","doi-asserted-by":"crossref","unstructured":"A.B. Kahng, S. Kang, Accuracy-configurable adder for approximate arithmetic designs, in: DAC Design Automation Conference 2012, San Francisco, CA, 2012, pp. 820\u2013825, https:\/\/2.zoppoz.workers.dev:443\/http\/dx.doi.org\/10.1145\/2228360.2228509.","DOI":"10.1145\/2228360.2228509"},{"issue":"6","key":"10.1016\/j.future.2020.09.008_b13","doi-asserted-by":"crossref","first-page":"1180","DOI":"10.1109\/TVLSI.2014.2333366","article-title":"Energy-efficient approximate multiplication for digital signal processing and classification applications","volume":"23","author":"Narayanamoorthy","year":"2015","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10.1016\/j.future.2020.09.008_b14","doi-asserted-by":"crossref","unstructured":"Z. Yang, A. Jain, J. Liang, J. Han, F. Lombardi, Approximate XOR\/XNOR-based adders for inexact computing, in: 2013 13th IEEE International Conference on Nanotechnology (IEEE-NANO 2013), Beijing, 2013, pp. 690\u2013693, https:\/\/2.zoppoz.workers.dev:443\/http\/dx.doi.org\/10.1109\/NANO.2013.6720793.","DOI":"10.1109\/NANO.2013.6720793"},{"issue":"6","key":"10.1016\/j.future.2020.09.008_b15","doi-asserted-by":"crossref","first-page":"1312","DOI":"10.1109\/TCSI.2009.2033536","article-title":"Truncated binary multipliers with variable correction and Minimum Mean Square Error","volume":"57","author":"Petra","year":"2010","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"key":"10.1016\/j.future.2020.09.008_b16","unstructured":"H. Jiang, C. Liu, N. Maheshwari, F. Lombardi, J. Han, A comparative evaluation of approximate multipliers, in: 2016 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH), Beijing, 2016, pp. 191\u2013196, https:\/\/2.zoppoz.workers.dev:443\/http\/dx.doi.org\/10.1145\/2950067.2950068."},{"issue":"4","key":"10.1016\/j.future.2020.09.008_b17","doi-asserted-by":"crossref","first-page":"850","DOI":"10.1109\/TCSI.2009.2027626","article-title":"Bio-inspired imprecise computational Blocks for Efficient VLSI implementation of soft-computing applications","volume":"57","author":"Mahdiani","year":"2010","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"key":"10.1016\/j.future.2020.09.008_b18","doi-asserted-by":"crossref","first-page":"1170","DOI":"10.1016\/j.protcy.2016.05.072","article-title":"Area efficient high speed approximate multiplier with carry predictor","volume":"24","author":"Sunny","year":"2016","journal-title":"Proc. Technol."},{"year":"2019","series-title":"Intel Ships Xeon Skylake processor with integrated FPGA | TOP500 Supercomputer Sites","key":"10.1016\/j.future.2020.09.008_b19"},{"issue":"8","key":"10.1016\/j.future.2020.09.008_b20","doi-asserted-by":"crossref","first-page":"1435","DOI":"10.1109\/TC.2017.2672976","article-title":"Design of approximate Radix-4 Booth multipliers for Error-Tolerant computing","volume":"66","author":"Liu","year":"2017","journal-title":"IEEE Trans. Comput."},{"issue":"6","key":"10.1016\/j.future.2020.09.008_b21","doi-asserted-by":"crossref","first-page":"1312","DOI":"10.1109\/TCSI.2009.2033536","article-title":"Truncated Binary multipliers with variable correction and minimum mean Square Error","volume":"57","author":"Petra","year":"2010","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"key":"10.1016\/j.future.2020.09.008_b22","doi-asserted-by":"crossref","unstructured":"E.G. Walters, M.J. Schulte, Efficient function approximation using truncated multipliers and squarers, in: 17th IEEE Symposium on Computer Arithmetic (ARITH\u201905), Cape Cod, MA, 2005, pp. 232\u2013239, https:\/\/2.zoppoz.workers.dev:443\/http\/dx.doi.org\/10.1109\/ARITH.2005.18.","DOI":"10.1109\/ARITH.2005.18"},{"issue":"5","key":"10.1016\/j.future.2020.09.008_b23","first-page":"304","article-title":"Design and application of faithfully rounded and truncated multipliers with combined Deletion, Reduction, Truncation, and Rounding","volume":"58","author":"Ko","year":"2011","journal-title":"IEEE Trans. Circuits Syst. II"},{"key":"10.1016\/j.future.2020.09.008_b24","doi-asserted-by":"crossref","unstructured":"M.J. Schulte, E.E. Swartzlander, Truncated multiplication with correction constant [for DSP], in: Proceedings of IEEE Workshop on VLSI Signal Processing, Veldhoven, Netherlands, 1993, pp. 388\u2013396, https:\/\/2.zoppoz.workers.dev:443\/http\/dx.doi.org\/10.1109\/VLSISP.1993.404467.","DOI":"10.1109\/VLSISP.1993.404467"},{"key":"10.1016\/j.future.2020.09.008_b25","doi-asserted-by":"crossref","unstructured":"M. Masadeh, O. Hasan, S. Tahar, Comparative study of approximate multipliers, in: Proceedings of the 2018 on Great Lakes Symposium on VLSI (GLSVLSI \u201918), 2018, pp. 415\u2013418.","DOI":"10.1145\/3194554.3194626"},{"key":"10.1016\/j.future.2020.09.008_b26","doi-asserted-by":"crossref","unstructured":"Khaing\u00a0Yin Kyaw, Wang\u00a0Ling Goh, Kiat\u00a0Seng Yeo, Low-power high-speed multiplier for error-tolerant application, in: 2010 IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC), Hong Kong, 2010, pp. 1\u20134, https:\/\/2.zoppoz.workers.dev:443\/http\/dx.doi.org\/10.1109\/EDSSC.2010.5713751.","DOI":"10.1109\/EDSSC.2010.5713751"},{"key":"10.1016\/j.future.2020.09.008_b27","doi-asserted-by":"crossref","unstructured":"P. Kulkarni, P. Gupta, M. Ercegovac, Trading accuracy for power with an underdesigned multiplier architecture, in: 2011 24th Internatioal Conference on VLSI Design, Chennai, 2011, pp. 346\u2013351, https:\/\/2.zoppoz.workers.dev:443\/http\/dx.doi.org\/10.1109\/VLSID.2011.51.","DOI":"10.1109\/VLSID.2011.51"},{"issue":"4","key":"10.1016\/j.future.2020.09.008_b28","doi-asserted-by":"crossref","first-page":"984","DOI":"10.1109\/TC.2014.2308214","article-title":"Design and analysis of approximate compressors for multiplication","volume":"64","author":"Momeni","year":"2015","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.future.2020.09.008_b29","doi-asserted-by":"crossref","unstructured":"S. Murugeswari, S.K. Mohideen, Design of area efficient and low power multipliers using multiplexer based full adder, in: Second International Conference on Current Trends In Engineering and Technology - ICCTET 2014, Coimbatore, 2014, pp. 388\u2013392, https:\/\/2.zoppoz.workers.dev:443\/http\/dx.doi.org\/10.1109\/ICCTET.2014.6966322.","DOI":"10.1109\/ICCTET.2014.6966322"},{"key":"10.1016\/j.future.2020.09.008_b30","doi-asserted-by":"crossref","unstructured":"U. Mandal, R. Banerjee, R. Mishra, A comparative study of arithmetic multipliers, in: 2018 2nd International Conference on Electronics, Materials Engineering & Nano-Technology (IEMENTech), Kolkata, 2018, pp. 1\u20135, https:\/\/2.zoppoz.workers.dev:443\/http\/dx.doi.org\/10.1109\/IEMENTECH.2018.8465371.","DOI":"10.1109\/IEMENTECH.2018.8465371"},{"key":"10.1016\/j.future.2020.09.008_b31","doi-asserted-by":"crossref","unstructured":"S. Kim, Y. Kim, High-performance and energy-efficient approximate multiplier for error-tolerant applications, in: 2017 International SoC Design Conference (ISOCC), Seoul, 2017, pp. 278-279, https:\/\/2.zoppoz.workers.dev:443\/http\/dx.doi.org\/10.1109\/ISOCC.2017.8368894.","DOI":"10.1109\/ISOCC.2017.8368894"},{"key":"10.1016\/j.future.2020.09.008_b32","doi-asserted-by":"crossref","unstructured":"S. Kim, Y. Kim, Energy-efficient hybrid adder design by using inexact lower bits adder, in: 2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), Jeju, 2016, pp. 355\u2013357, https:\/\/2.zoppoz.workers.dev:443\/http\/dx.doi.org\/10.1109\/APCCAS.2016.7803974.","DOI":"10.1109\/APCCAS.2016.7803974"},{"key":"10.1016\/j.future.2020.09.008_b33","doi-asserted-by":"crossref","unstructured":"S. Rehman, W. El-Harouni, M. Shafique, A. Kumar, J. Henkel, J. Henkel, Architectural-space exploration of approximate multipliers, in: 2016 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1\u20138, https:\/\/2.zoppoz.workers.dev:443\/http\/dx.doi.org\/10.1145\/2966986.2967005.","DOI":"10.1145\/2966986.2967005"},{"key":"10.1016\/j.future.2020.09.008_b34","doi-asserted-by":"crossref","unstructured":"C. Liu, J. Han, F. Lombardi, A low-power, high-performance approximate multiplier with configurable partial error recovery, in: 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), Dresden, 2014, pp. 1\u20134, https:\/\/2.zoppoz.workers.dev:443\/http\/dx.doi.org\/10.7873\/DATE.2014.108.","DOI":"10.7873\/DATE2014.108"},{"key":"10.1016\/j.future.2020.09.008_b35","doi-asserted-by":"crossref","unstructured":"S. Hashemi, R.I. Bahar, S. Reda, DRUM: A Dynamic Range Unbiased Multiplier for approximate applications, in: 2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2015, pp. 418\u2013425, https:\/\/2.zoppoz.workers.dev:443\/http\/dx.doi.org\/10.1109\/ICCAD.2015.7372600.","DOI":"10.1109\/ICCAD.2015.7372600"}],"container-title":["Future Generation Computer Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S0167739X20301345?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S0167739X20301345?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T04:20:46Z","timestamp":1759119646000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/linkinghub.elsevier.com\/retrieve\/pii\/S0167739X20301345"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2]]},"references-count":35,"alternative-id":["S0167739X20301345"],"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/j.future.2020.09.008","relation":{},"ISSN":["0167-739X"],"issn-type":[{"type":"print","value":"0167-739X"}],"subject":[],"published":{"date-parts":[[2021,2]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Configurable DSI partitioned approximate multiplier","name":"articletitle","label":"Article Title"},{"value":"Future Generation Computer Systems","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/j.future.2020.09.008","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2020 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}