{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,13]],"date-time":"2025-10-13T09:05:49Z","timestamp":1760346349937},"reference-count":24,"publisher":"Elsevier BV","issue":"10","content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Signal Processing: Image Communication"],"published-print":{"date-parts":[[2013,11]]},"DOI":"10.1016\/j.image.2013.08.013","type":"journal-article","created":{"date-parts":[[2013,9,3]],"date-time":"2013-09-03T22:31:54Z","timestamp":1378247514000},"page":"1295-1302","update-policy":"https:\/\/2.zoppoz.workers.dev:443\/http\/dx.doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":9,"title":["Automated design of networks of transport-triggered architecture processors using dynamic dataflow programs"],"prefix":"10.1016","volume":"28","author":[{"given":"Herv\u00e9","family":"Yviquel","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jani","family":"Boutellier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Micka\u00ebl","family":"Raulet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emmanuel","family":"Casseau","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/j.image.2013.08.013_bib1","unstructured":"Orcc and some RVC-CAL applications are available at the following website. \u3008https:\/\/2.zoppoz.workers.dev:443\/http\/orcc.sourceforge.net\u3009."},{"key":"10.1016\/j.image.2013.08.013_bib2","doi-asserted-by":"crossref","first-page":"251","DOI":"10.1007\/s11265-009-0399-3","article-title":"Overview of the MPEG reconfigurable video coding framework","volume":"63","author":"Bhattacharyya","year":"2011","journal-title":"Journal of Signal Processing Systems"},{"key":"10.1016\/j.image.2013.08.013_bib3","doi-asserted-by":"crossref","unstructured":"J. Boutellier, O. Silv\u00e9n, M. Raulet, Automatic synthesis of TTA processor networks from RVC-CAL dataflow programs, in: IEEE Workshop on Signal Processing Systems (SiPS), 2011, pp. 25\u201330.","DOI":"10.1109\/SiPS.2011.6088944"},{"key":"10.1016\/j.image.2013.08.013_bib4","doi-asserted-by":"crossref","unstructured":"J. Ceng, J. Castrillon, W. Sheng, H. Scharwachter, R. Leupers, G. Ascheid, H. Meyr, T. Isshiki, H. Kunieda, MAPS: an integrated framework for MPSoC application parallelization, in: 45th ACM\/IEEE Design Automation Conference, 2008, pp. 754\u2013759.","DOI":"10.1145\/1391469.1391663"},{"key":"10.1016\/j.image.2013.08.013_bib5","series-title":"Microprocessor Architectures","author":"Corporaal","year":"1997"},{"key":"10.1016\/j.image.2013.08.013_bib6","unstructured":"J. Eker, J.W. Janneck, CAL Language Report Specification of the CAL Actor Language, Technical Report UCB\/ERL M03\/48, EECS Department, University of California, Berkeley, 2003."},{"key":"10.1016\/j.image.2013.08.013_bib7","doi-asserted-by":"crossref","unstructured":"O. Esko, P. J\u00e4\u00e4skel\u00e4inen, P. Huerta, C.S. de La Lama, J. Takala, J.I. Martinez, Customized exposed datapath soft-core design flow with compiler support, in: Proceedings of the 2010 International Conference on Field Programmable Logic and Applications, FPL \u201910, IEEE Computer Society, Washington, DC, USA, 2010, pp. 217\u2013222.","DOI":"10.1109\/FPL.2010.51"},{"key":"10.1016\/j.image.2013.08.013_bib8","doi-asserted-by":"crossref","unstructured":"A. Floch, T. Yuki, C. Guy, S. Derrien, B. Combemale, S. Rajopadhye, R.B. France, Model-driven engineering and optimizing compilers: a bridge too far? in: Proceedings of the 14th International Conference on Model Driven Engineering Languages and Systems, MODELS\u201911, Springer-Verlag, Berlin, Heidelberg, 2011, pp. 608\u2013622.","DOI":"10.1007\/978-3-642-24485-8_45"},{"key":"10.1016\/j.image.2013.08.013_bib9","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1007\/s11554-010-0169-2","article-title":"LLVM-based and scalable MPEG-RVC decoder","volume":"6","author":"Gorin","year":"2011","journal-title":"Journal of Real-Time Image Processing"},{"key":"10.1016\/j.image.2013.08.013_bib10","doi-asserted-by":"crossref","unstructured":"R. Hameed, W. Qadeer, M. Wachs, O. Azizi, A. Solomatnikov, B.C. Lee, S. Richardson, C. Kozyrakis, M. Horowitz, Understanding sources of inefficiency in general-purpose chip, in: Annual International Symposium on Computer Architecture, 2010, pp. 85\u201393.","DOI":"10.1145\/2001269.2001291"},{"key":"10.1016\/j.image.2013.08.013_bib11","doi-asserted-by":"crossref","unstructured":"J.-M. Hsiao, C.-J. Tsai, Analysis of an SOC architecture for MPEG reconfigurable video coding framework, in: IEEE International Symposium on Circuits and Systems, 2007, pp. 761\u2013764.","DOI":"10.1109\/ISCAS.2007.377997"},{"key":"10.1016\/j.image.2013.08.013_bib12","doi-asserted-by":"crossref","unstructured":"P. Jaaskelainen, E. Salminen, C.S. de La Lama, J. Takala, J.I. Martinez, TCEMC: a co-design flow for application-specific multicores, in: International Conference on Embedded Computer Systems (SAMOS), 2011, pp. 85\u201392.","DOI":"10.1109\/SAMOS.2011.6045448"},{"key":"10.1016\/j.image.2013.08.013_bib13","doi-asserted-by":"crossref","unstructured":"J.W. Janneck, I.D. Miller, D.B. Parlour, G. Roquier, M. Wipliez, M. Raulet, Synthesizing hardware from dataflow programs: an MPEG-4 simple profile decoder case study, in: 2008 IEEE Workshop on Signal Processing Systems (SiPS), 2008, pp. 287\u2013292.","DOI":"10.1109\/SIPS.2008.4671777"},{"key":"10.1016\/j.image.2013.08.013_bib14","doi-asserted-by":"crossref","unstructured":"K. Jerbi, M. Raulet, O. D\u00e9forges, M. Abid, Automatic generation of optimized and synthesizable hardware implementation from high-level dataflow programs, VLSI Design, 2012:Article ID 298396, 2012.","DOI":"10.1155\/2012\/298396"},{"key":"10.1016\/j.image.2013.08.013_bib15","doi-asserted-by":"crossref","unstructured":"J. Joven, O. Font-Bach, D. Castells-Rufas, R. Martinez, L. Teres, J. Carrabina, xENoC - an eXperimental network-on-chip environment for parallel distributed computing on NoC-based MPSoC architectures, in: 16th Euromicro Conference on Parallel, Distributed and Network-Based Processing, 2008, pp. 141\u2013148.","DOI":"10.1109\/PDP.2008.24"},{"key":"10.1016\/j.image.2013.08.013_bib16","unstructured":"G. Kahn, The semantics of a simple language for parallel programming, in: Rosenfeld, J.L. (Ed.), Information Processing \u201974: Proceedings of the IFIP Congress, North-Holland, New York, NY, 1974, pp. 471\u2013475."},{"key":"10.1016\/j.image.2013.08.013_bib17","unstructured":"C. Lattner, V. Adve, LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation, IEEE Computer Society, 2004, p. 75."},{"issue":"5","key":"10.1016\/j.image.2013.08.013_bib18","first-page":"773","volume":"83","author":"Lee","year":"1995","journal-title":"Dataflow Process Networks"},{"key":"10.1016\/j.image.2013.08.013_bib19","doi-asserted-by":"crossref","unstructured":"L. Nurmi, P. Salmela, P. Kellom\u00e4ki, P. J\u00e4\u00e4skel\u00e4inen, J. Takala, Reconfigurable video decoder with transform acceleration, in: 2009 IEEE Workshop on Signal Processing Systems (SiPS), IEEE, 2009, pp. 81\u201386.","DOI":"10.1109\/SIPS.2009.5336229"},{"key":"10.1016\/j.image.2013.08.013_bib20","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1109\/MSP.2009.934122","article-title":"Multiprocessor SoC design methods and tools","volume":"26","author":"Park","year":"2009","journal-title":"IEEE Signal Processing Magazine"},{"key":"10.1016\/j.image.2013.08.013_bib21","doi-asserted-by":"crossref","unstructured":"N. Siret, M. Wipliez, J.-F. Nezan, A. Rhatay, Hardware code generation from dataflow programs, in: Conference on Design and Architectures for Signal and Image Processing (DASIP), 2010, pp. 113\u2013120.","DOI":"10.1109\/DASIP.2010.5706254"},{"issue":"6","key":"10.1016\/j.image.2013.08.013_bib22","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1145\/352029.352035","article-title":"Domain-specific languages","volume":"35","author":"van Deursen","year":"2000","journal-title":"SIGPLAN Notices"},{"key":"10.1016\/j.image.2013.08.013_bib23","doi-asserted-by":"crossref","unstructured":"M. Wipliez, G. Roquier, M. Raulet, J.-F. Nezan, O. D\u00e9forges, Code generation for the MPEG reconfigurable video coding framework: from CAL actions to C functions, in: IEEE International Conference on Multimedia and Expo (ICME), 2008, pp. 1049\u20131052.","DOI":"10.1109\/ICME.2008.4607618"},{"issue":"10","key":"10.1016\/j.image.2013.08.013_bib24","doi-asserted-by":"crossref","first-page":"1701","DOI":"10.1109\/TCAD.2008.923415","article-title":"Multiprocessor system-on-Chip (MPSoC) technology","volume":"27","author":"Wolf","year":"2008","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"}],"container-title":["Signal Processing: Image Communication"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S0923596513001306?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S0923596513001306?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,7,23]],"date-time":"2019-07-23T00:23:43Z","timestamp":1563841423000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/linkinghub.elsevier.com\/retrieve\/pii\/S0923596513001306"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11]]},"references-count":24,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2013,11]]}},"alternative-id":["S0923596513001306"],"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/j.image.2013.08.013","relation":{},"ISSN":["0923-5965"],"issn-type":[{"value":"0923-5965","type":"print"}],"subject":[],"published":{"date-parts":[[2013,11]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Automated design of networks of transport-triggered architecture processors using dynamic dataflow programs","name":"articletitle","label":"Article Title"},{"value":"Signal Processing: Image Communication","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/j.image.2013.08.013","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2013 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}