{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T04:54:01Z","timestamp":1777438441720,"version":"3.51.4"},"reference-count":28,"publisher":"Elsevier BV","issue":"10","license":[{"start":{"date-parts":[[2010,10,1]],"date-time":"2010-10-01T00:00:00Z","timestamp":1285891200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2010,10,1]],"date-time":"2010-10-01T00:00:00Z","timestamp":1285891200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2010,10,1]],"date-time":"2010-10-01T00:00:00Z","timestamp":1285891200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2010,10,1]],"date-time":"2010-10-01T00:00:00Z","timestamp":1285891200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2010,10,1]],"date-time":"2010-10-01T00:00:00Z","timestamp":1285891200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2010,10,1]],"date-time":"2010-10-01T00:00:00Z","timestamp":1285891200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2010,10,1]],"date-time":"2010-10-01T00:00:00Z","timestamp":1285891200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1016\/j.mejo.2010.06.009","type":"journal-article","created":{"date-parts":[[2010,7,9]],"date-time":"2010-07-09T08:18:54Z","timestamp":1278663534000},"page":"639-650","update-policy":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":24,"title":["Low power and high speed multiplier design with row bypassing and parallel architecture"],"prefix":"10.1016","volume":"41","author":[{"given":"Ko-Chi","family":"Kuo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chi-Wen","family":"Chou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/j.mejo.2010.06.009_bib1","doi-asserted-by":"crossref","first-page":"864","DOI":"10.1109\/TSP.2002.806904","article-title":"High-speed and low-power split-radix FFT","volume":"51","author":"Yeh","year":"2003","journal-title":"IEEE Transactions on Signal Processing"},{"key":"10.1016\/j.mejo.2010.06.009_bib2","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/PGEC.1964.263830","article-title":"A suggestion for a fast multiplier","volume":"13","author":"Wallace","year":"1964","journal-title":"IEEE Transactions on Computer"},{"key":"10.1016\/j.mejo.2010.06.009_bib3","doi-asserted-by":"crossref","first-page":"294","DOI":"10.1109\/12.485568","article-title":"A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach","volume":"45","author":"Oklobdzija","year":"1996","journal-title":"IEEE Transaction on Computer"},{"key":"10.1016\/j.mejo.2010.06.009_bib4","series-title":"Computer Arithmetic, Algorithms, and Hardware Design","author":"Parhami","year":"2000"},{"key":"10.1016\/j.mejo.2010.06.009_bib5","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/12.743408","article-title":"Multiplexer-based array multiplier","volume":"48","author":"Pekmestzi","year":"1999","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/j.mejo.2010.06.009_bib6","doi-asserted-by":"crossref","unstructured":"P.C.H. Meier, R.A. Rutenbar, L.R. Carley, Exploring multiplier architecture and layout for low power, in: Proceedings of the IEEE Custom Integrated Circuits Conference, 1996, pp. 513\u2013516.","DOI":"10.1109\/CICC.1996.510609"},{"key":"10.1016\/j.mejo.2010.06.009_bib7","doi-asserted-by":"crossref","first-page":"255","DOI":"10.1109\/TVLSI.2004.840765","article-title":"A micropower low-voltage multiplier with reduced spurious switching","volume":"13","author":"Chong","year":"2005","journal-title":"IEEE Transactions on Very Large Scale Integrated Systems"},{"key":"10.1016\/j.mejo.2010.06.009_bib8","first-page":"866","article-title":"A low-power array multiplier using seperated multiplication technique","volume":"48","author":"Han","year":"2001","journal-title":"IEEE Transactions on Circuits and Systems-II, Analog and Digital Signal Processing"},{"key":"10.1016\/j.mejo.2010.06.009_bib9","doi-asserted-by":"crossref","unstructured":"E. Abu-Shama, M.B. Maaz, and M.A. Bayoumi, A fast and low power multiplier architecture, in: Proceedings of the IEEE Midwest Symposium on Circuits and Systems, 1996, pp. 53\u201356.","DOI":"10.1109\/MWSCAS.1996.594026"},{"key":"10.1016\/j.mejo.2010.06.009_bib10","unstructured":"R. Mudassir, H. El-Razouk, Z. Abid, New designs of signed multiplier, in: Proceedings of the IEEE Northeast Workshop on Circuits and Systems, 2005, 259\u2013262."},{"key":"10.1016\/j.mejo.2010.06.009_bib11","doi-asserted-by":"crossref","first-page":"121","DOI":"10.1109\/92.748208","article-title":"High performance low power array multiplier using temporal tiling","volume":"7","author":"Mahant-Shetti","year":"1999","journal-title":"IEEE Transactions on Very Large Scale Integrated Systems"},{"key":"10.1016\/j.mejo.2010.06.009_bib12","doi-asserted-by":"crossref","unstructured":"A.A. Fayed, M.A. Bayoumi, A novel architecture for low-power design of parallel multipliers, in: Proceedings of the IEEE computer Society Workshop on VLSI, 2001, pp. 149\u2013154.","DOI":"10.1109\/IWV.2001.923154"},{"key":"10.1016\/j.mejo.2010.06.009_bib13","doi-asserted-by":"crossref","unstructured":"M. Ito, D. Chinnery, K. Keutzer, Low power multiplication algorithm for switching activity reduction through operand decomposition, in: Proceedings of the 21st International Conference on Computer Design, 2003, pp.21\u201326.","DOI":"10.1109\/ICCD.2003.1240868"},{"key":"10.1016\/j.mejo.2010.06.009_bib14","unstructured":"N. Honarmand, M.R. Javaheri, N. Sedaghati-Mokhtari, A. Afzali-Kusha, Power efficient sequential multiplication using pre-computation, in: Proceedings of the IEEE International Symposium on Circuits and Systems, 2006, pp. 2709\u20132712."},{"key":"10.1016\/j.mejo.2010.06.009_bib15","unstructured":"L.H. Chen, O.T.-C. Chen, T.Y. Wang, Y.C. Ma, Multiplication-accumulation computation unit with optimized compressors and minimized switching activities, in: Proceedings of the IEEE International Symposium on Circuits and Systems, 2005, pp. 6118\u20136121."},{"key":"10.1016\/j.mejo.2010.06.009_bib16","doi-asserted-by":"crossref","first-page":"812","DOI":"10.1016\/j.mejo.2007.12.016","article-title":"Design of a low-power, high performance, 8\u00d78 bit multiplier using a Shannon-based adder cell","volume":"39","author":"Senthilpari","year":"2008","journal-title":"Microelectronics Journal"},{"key":"10.1016\/j.mejo.2010.06.009_bib17","doi-asserted-by":"crossref","first-page":"1509","DOI":"10.1016\/j.mejo.2008.04.002","article-title":"Low power multipliers based on new hybrid full adders","volume":"39","author":"Abid","year":"2008","journal-title":"Microelectronics Journal"},{"key":"10.1016\/j.mejo.2010.06.009_bib18","doi-asserted-by":"crossref","first-page":"1441","DOI":"10.1016\/j.mejo.2009.06.005","article-title":"A novel low-power full-adder cell with new technique in designing logical gates based on static CMOS inverter","volume":"40","author":"Navi","year":"2009","journal-title":"Microelectronics Journal"},{"key":"10.1016\/j.mejo.2010.06.009_bib19","unstructured":"S. Hong, S. Kim, M.C. Papaefthymiou, W.E. Stark, Low power parallel multiplier design for dsp applications through coefficient optimization, in: Proceedings of the IEEE International ASIC\/SOC Conference, 1999, pp. 286\u2013290."},{"key":"10.1016\/j.mejo.2010.06.009_bib20","unstructured":"J. Ohban, V.G. Moshnyaga, K. Inoue, Multiplier energy reduction through bypassing of partial products, in: Proceedings of the IEEE Asia-Pacific Conference on Circuits and Systems, 2002, pp. 13\u201317."},{"key":"10.1016\/j.mejo.2010.06.009_bib21","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1109\/4.126534","article-title":"Low-power CMOS digital design","volume":"27","author":"Chandraksan","year":"1992","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"10.1016\/j.mejo.2010.06.009_bib22","unstructured":"M. Psilogeorgopoulos, M. Munteanu, T.-S. Chuang, P.A. Ivey, L. Seed, Contemporary techniques for lower power circuit design, PREST Deliverable D2.1, The Department of Electronic and Electrical Engineering, The University of Sheffield, Mappin Street, Sheffield S1 3JD, UK, 1998, pp. 1\u201391 \u3008https:\/\/2.zoppoz.workers.dev:443\/http\/www.engr.newpaltz.edu\/\u223cdamu\/spring_2008\/resource\/cont_tech.pdf\u3009."},{"key":"10.1016\/j.mejo.2010.06.009_bib23","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1109\/MC.2003.1250885","article-title":"Leakage current: Moore\u2019s law meets static power","volume":"36","author":"Kim","year":"2003","journal-title":"IEEE Computer"},{"key":"10.1016\/j.mejo.2010.06.009_bib24","doi-asserted-by":"crossref","unstructured":"J. Kao, S. Narendra, A. Chandrakasan, Subthreshold leakage modeling and reduction techniques, Proceedings of the IEEE\/ACM International Conference Computer Aided Design, 2002, pp. 141\u2013148.","DOI":"10.1145\/774572.774593"},{"key":"10.1016\/j.mejo.2010.06.009_bib25","doi-asserted-by":"crossref","first-page":"418","DOI":"10.1109\/TVLSI.2003.810788","article-title":"Minimization of switching activities of partial product for designing low-power multipliers","volume":"11","author":"Chen","year":"2003","journal-title":"IEEE Transaction on Very Large Scale Integrated Systems"},{"key":"10.1016\/j.mejo.2010.06.009_bib26","unstructured":"R. Mudassir, H. El-Razouk, Z. Abid, New designs of signed multiplier, in: Proceedings of the IEEE International NEWCAS Conference, 2005, pp. 259\u2013262."},{"key":"10.1016\/j.mejo.2010.06.009_bib27","doi-asserted-by":"crossref","first-page":"2935","DOI":"10.1109\/JSSC.2009.2028928","article-title":"ROM-based logic (RBL) design: a low-power 16 bit multiplier","volume":"44","author":"Paul","year":"2009","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"10.1016\/j.mejo.2010.06.009_bib28","doi-asserted-by":"crossref","first-page":"331","DOI":"10.1007\/s11265-008-0319-y","article-title":"Low-power multiplier design using a bypassing technique","volume":"57","author":"Wnag","year":"2009","journal-title":"Journal of Signal Processing Systems"}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S0026269210001114?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S0026269210001114?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,2,22]],"date-time":"2025-02-22T19:59:30Z","timestamp":1740254370000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/linkinghub.elsevier.com\/retrieve\/pii\/S0026269210001114"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":28,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2010,10]]}},"alternative-id":["S0026269210001114"],"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/j.mejo.2010.06.009","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2010,10]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Low power and high speed multiplier design with row bypassing and parallel architecture","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/j.mejo.2010.06.009","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2010 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}]}}