{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T18:01:14Z","timestamp":1771524074672,"version":"3.50.1"},"reference-count":40,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2016,5,1]],"date-time":"2016-05-01T00:00:00Z","timestamp":1462060800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2016,5,1]],"date-time":"2016-05-01T00:00:00Z","timestamp":1462060800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2016,5,1]],"date-time":"2016-05-01T00:00:00Z","timestamp":1462060800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2016,5,1]],"date-time":"2016-05-01T00:00:00Z","timestamp":1462060800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2016,5,1]],"date-time":"2016-05-01T00:00:00Z","timestamp":1462060800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2016,5,1]],"date-time":"2016-05-01T00:00:00Z","timestamp":1462060800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,5,1]],"date-time":"2016-05-01T00:00:00Z","timestamp":1462060800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1016\/j.mejo.2016.01.003","type":"journal-article","created":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T21:34:18Z","timestamp":1456868058000},"page":"15-29","update-policy":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":14,"special_numbering":"C","title":["Design of a compact reversible fault tolerant division circuit"],"prefix":"10.1016","volume":"51","author":[{"given":"Hafiz Md. Hasan","family":"Babu","sequence":"first","affiliation":[]},{"given":"Md. Solaiman","family":"Mia","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.mejo.2016.01.003_bib1","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1147\/rd.53.0183","article-title":"Irreversibility and heat generation in the computing process","volume":"5","author":"Landauer","year":"1961","journal-title":"IBM J. Res. Dev."},{"key":"10.1016\/j.mejo.2016.01.003_bib2","doi-asserted-by":"crossref","first-page":"525","DOI":"10.1147\/rd.176.0525","article-title":"Logical reversibility of computation","volume":"17","author":"Bennett","year":"1973","journal-title":"IBM J. Res. Dev."},{"key":"10.1016\/j.mejo.2016.01.003_bib3","series-title":"Quantum Computation and Quantum Information","author":"Nielsen","year":"2000"},{"issue":"6816","key":"10.1016\/j.mejo.2016.01.003_bib4","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1038\/35051009","article-title":"A scheme for efficient quantum computation with linear optics","volume":"409","author":"Knill","year":"2001","journal-title":"Nature"},{"key":"10.1016\/j.mejo.2016.01.003_bib5","series-title":"Ultra-low-power CMOS Technology","author":"Schrom","year":"1998"},{"key":"10.1016\/j.mejo.2016.01.003_bib6","doi-asserted-by":"crossref","first-page":"114","DOI":"10.1088\/0957-4484\/4\/2\/007","article-title":"Two types of mechanical reversible logic","volume":"4","author":"Merkle","year":"1993","journal-title":"Nanotechnology"},{"key":"10.1016\/j.mejo.2016.01.003_bib7","doi-asserted-by":"crossref","unstructured":"C.P. Jeannerod, H. Knochel, C. Monat, G. Revy, G. Villiard, A new binary floating-point division algorithm and its software implementation on the ST231 processor, in: Proceedings of the 19th IEEE International Symposium on Computational Arithmetics, 2009, pp. 95\u2013103.","DOI":"10.1109\/ARITH.2009.19"},{"key":"10.1016\/j.mejo.2016.01.003_bib8","unstructured":"W. Kahan, A Brief Tutorial on Gradual Underflow, July 2005."},{"issue":"5","key":"10.1016\/j.mejo.2016.01.003_bib9","doi-asserted-by":"crossref","first-page":"850","DOI":"10.1016\/j.compeleceng.2008.04.013","article-title":"A novel implementation of radix-4 floating-point division\/square-root using comparison multiples","volume":"36","author":"Nikmehr","year":"2010","journal-title":"J. Comput. Electr. Eng."},{"key":"10.1016\/j.mejo.2016.01.003_bib10","doi-asserted-by":"crossref","unstructured":"S.F. Oberman, Floating point division and square root algorithms and implementation in the AMD-K7 microprocessor, in: Proceedings of the 14th IEEE International Symposium on Computer Arithmetics, 1999, pp. 106\u2013115.","DOI":"10.1109\/ARITH.1999.762835"},{"key":"10.1016\/j.mejo.2016.01.003_bib11","doi-asserted-by":"crossref","unstructured":"T.J. Kwon, J. Sondeen, J. Draper, Floating-point division and square root implementation using a Taylor-series expansion algorithm, in: Proceedings of the IEEE International Symposium on Computer Arithmetics,\u00a02008, pp. 702\u2013705.","DOI":"10.1109\/ICECS.2008.4674950"},{"key":"10.1016\/j.mejo.2016.01.003_bib12","doi-asserted-by":"crossref","DOI":"10.1109\/DSD.2001.952327","article-title":"High-performance floating-point divide","author":"Liddicoat","year":"2001","journal-title":"Eur. Symp. Dig. Syst. Des."},{"key":"10.1016\/j.mejo.2016.01.003_bib14","series-title":"Digital Arithmetic","author":"Ercegovac","year":"2004"},{"key":"10.1016\/j.mejo.2016.01.003_bib15","series-title":"Digital Computer and Control Engineering","author":"Ledley","year":"1960"},{"key":"10.1016\/j.mejo.2016.01.003_bib16","unstructured":"J.L. Smith, A. Weinburger, Shortcut Multiplication for Binary Digital Computers, NBS circular 591 Section 1, pp. 13\u201322."},{"key":"10.1016\/j.mejo.2016.01.003_bib17","doi-asserted-by":"crossref","first-page":"204","DOI":"10.1109\/TEC.1957.5222025","article-title":"High Speed Multiplication","volume":"EC-6","author":"Lehman","year":"1957","journal-title":"IRE Trans. Electr. Comput."},{"key":"10.1016\/j.mejo.2016.01.003_bib18","doi-asserted-by":"crossref","first-page":"364","DOI":"10.1093\/qjmam\/11.3.364","article-title":"Techniques of multiplication and division for automatic binary computers","volume":"11","author":"Tocher","year":"1958","journal-title":"Q. J. Mech. Appl. Math."},{"key":"10.1016\/j.mejo.2016.01.003_bib19","series-title":"Advances in Computers","author":"Reitwiesner","year":"1960"},{"key":"10.1016\/j.mejo.2016.01.003_bib20","doi-asserted-by":"crossref","first-page":"218","DOI":"10.1109\/TEC.1958.5222579","article-title":"A new class of digital division methods","volume":"EC-7","author":"Robertson","year":"1958","journal-title":"IRE Trans. Electr. Comput."},{"key":"10.1016\/j.mejo.2016.01.003_bib21","doi-asserted-by":"crossref","unstructured":"H.M.H. Babu, M.R. Islam, S.M.A. Chowdhury, A.R. Chowdhury, Synthesis of full-adder circuit using reversible logic, in: Proceedings of the 17th International Conference on VLSI Design, January 2004, pp. 757\u2013760.","DOI":"10.1109\/ICVD.2004.1261020"},{"issue":"6","key":"10.1016\/j.mejo.2016.01.003_bib22","doi-asserted-by":"crossref","first-page":"507","DOI":"10.1007\/BF01886518","article-title":"Quantum mechanical computers","volume":"16","author":"Feynman","year":"1986","journal-title":"Found. Phys."},{"key":"10.1016\/j.mejo.2016.01.003_bib23","doi-asserted-by":"crossref","unstructured":"B. Parhami, Fault tolerant reversible circuits, in: Proceedings of the 40th Asimolar Conference on Signals, Systems and\u00a0Computers, Pacific Grove, 2006, pp. 1726\u20131729.","DOI":"10.1109\/ACSSC.2006.355056"},{"issue":"24","key":"10.1016\/j.mejo.2016.01.003_bib24","first-page":"5671","article-title":"A novel nanometric fault tolerant reversible divider","volume":"6","author":"Dastan","year":"2011","journal-title":"Int. J. Phys. Sci."},{"issue":"4","key":"10.1016\/j.mejo.2016.01.003_bib25","doi-asserted-by":"crossref","first-page":"2855","DOI":"10.1103\/PhysRevA.53.2855","article-title":"Five two-qubit gates are sufficient to implement the quantum Fredkin gate","volume":"53","author":"Smoline","year":"1996","journal-title":"Phys. Rev. A"},{"issue":"12","key":"10.1016\/j.mejo.2016.01.003_bib26","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2008.04.003","article-title":"Efficient approaches for designing reversible binary coded decimal adders","volume":"39","author":"Biswas","year":"2008","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2016.01.003_bib27","unstructured":"M. Perkowski, M. Lukac, P. Kerntopf, M. Pivtoraiko, M. Folgheraiter, Y.W. Choi, J. Kim, D. Lee, W. Hwangbo, H. Kim, A hierarchical approach to computer-aided design of quantum circuits, in: Proceedings of the 6th International Symposium on Representations Methodology and Future Computing Technology, March 2003, pp. 201\u2013209."},{"key":"10.1016\/j.mejo.2016.01.003_bib28","doi-asserted-by":"crossref","first-page":"3266","DOI":"10.1103\/PhysRevA.32.3266","article-title":"Reversible logic and quantum computers","volume":"32","author":"Peres","year":"1985","journal-title":"Phys. Rev. A"},{"issue":"9","key":"10.1016\/j.mejo.2016.01.003_bib29","doi-asserted-by":"crossref","first-page":"1652","DOI":"10.1109\/TCAD.2005.858352","article-title":"Optimal synthesis of multiple output Boolean functions using a set of quantum gates by symbolic reachability analysis","volume":"25","author":"Hung","year":"2006","journal-title":"IEEE Trans. Comput. Aid. Des. Integr. Circuits Syst."},{"issue":"6","key":"10.1016\/j.mejo.2016.01.003_bib30","first-page":"535","article-title":"A novel nanometric reversible signed divider with overflow checking capability","volume":"4","author":"Dastan","year":"2012","journal-title":"Res. J. App. Sci. Eng. Technol."},{"key":"10.1016\/j.mejo.2016.01.003_bib31","doi-asserted-by":"crossref","unstructured":"L. Jamal, H.M.H. Babu, Efficient approaches to design a reversible floating point divider, in: Proceedings of the IEEE International Midwest Symposium on Circuits and Systems, 2013, pp. 3004\u20133007.","DOI":"10.1109\/ISCAS.2013.6572511"},{"key":"10.1016\/j.mejo.2016.01.003_bib32","doi-asserted-by":"crossref","unstructured":"N.M. Nayeem, M.A. Hossain, M.M. Haque, L. Jamal, H.M.H. Babu, Novel reversible division hardware, in: Proceedings of the IEEE International Midwest Symposium on Circuits and Systems, 2009, pp. 1134\u20131138.","DOI":"10.1109\/MWSCAS.2009.5235968"},{"issue":"2","key":"10.1016\/j.mejo.2016.01.003_bib33","first-page":"386","article-title":"Design of D-flip flop using new RR fault tolerant reversible logic gate","volume":"3","author":"Ravi","year":"2013","journal-title":"Int. J. Emerg. Technol. Adv. Eng"},{"issue":"14","key":"10.1016\/j.mejo.2016.01.003_bib34","first-page":"5869","article-title":"Efficient approaches for designing fault tolerant reversible BCD adders","volume":"9","author":"Qi","year":"2013","journal-title":"J. Comput. Inf. Syst."},{"key":"10.1016\/j.mejo.2016.01.003_bib35","doi-asserted-by":"crossref","unstructured":"E. Sicard, Xi Chen, A PC-based educational tool for CMOS integrated circuit design, in: Proceedings of the IEEE International Conference on Microelectronic Systems\u00a0Education, 1999, pp. 47\u201348.","DOI":"10.1109\/MSE.1999.787031"},{"key":"10.1016\/j.mejo.2016.01.003_bib36","doi-asserted-by":"crossref","unstructured":"R.C. Agarwal, F.G. Gustavson, M.S. Schmookler, Series approximation methods for divide and square root in the Power3TM processor, in: Proceedings of the 14th IEEE Computer Arithmetic Symposium,\u00a01999, pp. 116\u2013123.","DOI":"10.1109\/ARITH.1999.762836"},{"key":"10.1016\/j.mejo.2016.01.003_bib37","doi-asserted-by":"crossref","first-page":"154","DOI":"10.1109\/12.565590","article-title":"Design issues in division and other floating-point operations","volume":"46","author":"Oberman","year":"1997","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.mejo.2016.01.003_bib38","doi-asserted-by":"crossref","unstructured":"P. Kocher, J. Jaffe, B. Jun, Differential\u00a0power analysis, in: Proceedings of the Advances in Cryptology, Lecture Notes in Computer Science, 1999, pp. 388\u2013397.","DOI":"10.1007\/3-540-48405-1_25"},{"key":"10.1016\/j.mejo.2016.01.003_bib39","doi-asserted-by":"crossref","unstructured":"S.K. Mitra, A.R. Chowdhury, Minimum cost fault tolerant adder circuits in reversible logic synthesis, in: Proceedings of the 25th IEEE International Conference on VLSI Design, 2012, pp. 334\u2013339.","DOI":"10.1109\/VLSID.2012.93"},{"key":"10.1016\/j.mejo.2016.01.003_bib40","doi-asserted-by":"crossref","unstructured":"M.S. Islam, M.M. Rahman, Z. Begum, M.Z. Hafiz, Fault tolerant reversible logic synthesis: carry look-ahead and carry skip-adders, in: Proceedings of the IEEE International Conference on Advanced Computational Tools for Engineering Applications, 2009, pp. 396\u2013401.","DOI":"10.1109\/ACTEA.2009.5227871"},{"key":"10.1016\/j.mejo.2016.01.003_bib41","doi-asserted-by":"crossref","unstructured":"D.P. Divincenzo, Quantum gates and circuits, Proc. A The Royal Soc. Publishing (1998).","DOI":"10.1098\/rspa.1998.0159"}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S0026269216000161?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S0026269216000161?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T15:50:58Z","timestamp":1748793058000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/linkinghub.elsevier.com\/retrieve\/pii\/S0026269216000161"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":40,"alternative-id":["S0026269216000161"],"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/j.mejo.2016.01.003","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2016,5]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Design of a compact reversible fault tolerant division circuit","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/j.mejo.2016.01.003","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2016 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}]}}