{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T22:10:44Z","timestamp":1781907044019,"version":"3.54.5"},"reference-count":55,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1016\/j.mejo.2017.12.008","type":"journal-article","created":{"date-parts":[[2018,1,4]],"date-time":"2018-01-04T12:58:42Z","timestamp":1515070722000},"page":"74-85","update-policy":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":52,"special_numbering":"C","title":["Memristor-CNTFET based ternary logic gates"],"prefix":"10.1016","volume":"72","author":[{"given":"Nancy S.","family":"Soliman","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mohammed E.","family":"Fouda","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ahmed G.","family":"Radwan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"issue":"5","key":"10.1016\/j.mejo.2017.12.008_bib1","doi-asserted-by":"crossref","first-page":"507","DOI":"10.1109\/TCT.1971.1083337","article-title":"Memristor-The missing circuit element","volume":"18","author":"Chua","year":"1971","journal-title":"IEEE Trans. Circ. Theor."},{"key":"10.1016\/j.mejo.2017.12.008_bib2","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-319-17491-4","article-title":"On the mathematical modeling of memristor, memcapacitor, and meminductor","volume":"26","author":"Radwan","year":"2015","journal-title":"Stud. Syst. Decis. Control"},{"issue":"7191","key":"10.1016\/j.mejo.2017.12.008_bib3","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1038\/nature06932","article-title":"The missing memristor found","volume":"453","author":"Strukov","year":"2008","journal-title":"Nature"},{"issue":"3","key":"10.1016\/j.mejo.2017.12.008_bib4","doi-asserted-by":"crossref","first-page":"75","DOI":"10.1016\/j.progsolidstchem.2016.07.001","article-title":"Proton exchange reactions in SiOx-based resistive switching memory: review and insights from impedance spectroscopy","volume":"44","author":"Chang","year":"2016","journal-title":"Prog. Solid State Chem."},{"issue":"29","key":"10.1016\/j.mejo.2017.12.008_bib5","doi-asserted-by":"crossref","first-page":"17882","DOI":"10.1039\/C6RA28477A","article-title":"Understanding rectifying and nonlinear bipolar resistive switching characteristics in Ni\/SiNx\/p-Si memory devices","volume":"7","author":"Kim","year":"2017","journal-title":"RSC Adv."},{"issue":"25","key":"10.1016\/j.mejo.2017.12.008_bib6","doi-asserted-by":"crossref","first-page":"8586","DOI":"10.1039\/C7NR02305G","article-title":"Attaining resistive switching characteristics and selector properties by varying forming polarities in a single HfO2-based RRAM device with a vanadium electrode","volume":"9","author":"Lin","year":"2017","journal-title":"Nanoscale"},{"issue":"23","key":"10.1016\/j.mejo.2017.12.008_bib7","doi-asserted-by":"crossref","first-page":"233504","DOI":"10.1063\/1.4985070","article-title":"Unidirectional threshold resistive switching in Au\/NiO\/Nb:SrTiO3 devices","volume":"110","author":"Guo","year":"2017","journal-title":"Appl. Phys. Lett."},{"issue":"6","key":"10.1016\/j.mejo.2017.12.008_bib8","doi-asserted-by":"crossref","first-page":"063508","DOI":"10.1063\/1.4909533","article-title":"Stabilization of multiple resistance levels by current-sweep in SiOx-based resistive switching memory","volume":"106","author":"Zhou","year":"2015","journal-title":"Appl. Phys. Lett."},{"issue":"1","key":"10.1016\/j.mejo.2017.12.008_bib9","doi-asserted-by":"crossref","first-page":"139","DOI":"10.1063\/1.126902","article-title":"Reproducible switching effect in thin oxide films for memory applications","volume":"77","author":"Beck","year":"2000","journal-title":"Appl. Phys. Lett."},{"key":"10.1016\/j.mejo.2017.12.008_bib10","series-title":"Non-volatile Memory Technology Symposium","first-page":"121","article-title":"Non-traditional, non-volatile memory based on switching and retention phenomena in polymeric thin films","author":"Kriegerand","year":"2004"},{"issue":"5","key":"10.1016\/j.mejo.2017.12.008_bib11","doi-asserted-by":"crossref","first-page":"149","DOI":"10.1149\/06905.0149ecst","article-title":"(Invited) intrinsic unipolar SiOx-based resistive switching memory: characterization, mechanism and applications","volume":"69","author":"Chang","year":"2015","journal-title":"ECS Transactions"},{"key":"10.1016\/j.mejo.2017.12.008_bib12","series-title":"Advances in Neuromorphic Memristor Science and Applications","year":"2012"},{"key":"10.1016\/j.mejo.2017.12.008_bib13","series-title":"IEEE Transactions on Neural Networks and Learning Systems","first-page":"1","article-title":"A\u00a0survey of memristive threshold logic circuits","author":"Maan","year":"2016"},{"key":"10.1016\/j.mejo.2017.12.008_bib14","series-title":"2012 13th International Workshop on Cellular Nanoscale Networks and Their Applications","article-title":"MRL \u2014 memristor ratioed logic","author":"Kvatinsky","year":"2012"},{"issue":"3","key":"10.1016\/j.mejo.2017.12.008_bib15","doi-asserted-by":"crossref","first-page":"733","DOI":"10.1109\/TC.2014.2308189","article-title":"Improving tolerance to variations in memristor-based applications using parallel memristors","volume":"64","author":"Rajendran","year":"2015","journal-title":"IEEE Trans. Comput."},{"issue":"1","key":"10.1016\/j.mejo.2017.12.008_bib16","doi-asserted-by":"crossref","first-page":"120","DOI":"10.1186\/1556-276X-9-120","article-title":"Electrochemically deposited gallium oxide nanostructures on silicon substrates","volume":"9","author":"Ghazali","year":"2014","journal-title":"Nano. Res. Lett."},{"key":"10.1016\/j.mejo.2017.12.008_bib17","series-title":"2010 IEEE\/ACM International Symposium on Nanoscale Architectures","article-title":"Memristor based programmable threshold logic array","author":"Rajendran","year":"2010"},{"issue":"7","key":"10.1016\/j.mejo.2017.12.008_bib18","doi-asserted-by":"crossref","first-page":"2977","DOI":"10.1109\/TED.2017.2699679","article-title":"Memcomputing (memristor + computing) in intrinsic SiOx-based resistive switching memory: arithmetic operations for logic applications","volume":"64","author":"Chang","year":"2017","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"3","key":"10.1016\/j.mejo.2017.12.008_bib19","doi-asserted-by":"crossref","first-page":"214","DOI":"10.1016\/j.mejo.2014.12.006","article-title":"Memristor-CMOS logic and digital computational components","volume":"46","author":"Cho","year":"2015","journal-title":"Microelectron. J."},{"issue":"6","key":"10.1016\/j.mejo.2017.12.008_bib20","doi-asserted-by":"crossref","first-page":"551","DOI":"10.1016\/j.mejo.2015.03.021","article-title":"Stateful-NOR based reconfigurable architecture for logic implementation","volume":"46","author":"Mane","year":"2015","journal-title":"Microelectron. J."},{"issue":"6","key":"10.1016\/j.mejo.2017.12.008_bib21","doi-asserted-by":"crossref","first-page":"597","DOI":"10.1016\/j.mejo.2014.04.014","article-title":"A\u00a0novel digital logic implementation approach on nanocrossbar arrays using memristor-based multiplexers","volume":"45","author":"Owlia","year":"2014","journal-title":"Microelectron. J."},{"issue":"1","key":"10.1016\/j.mejo.2017.12.008_bib22","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1016\/j.mejo.2013.10.001","article-title":"Memristor-based combinational circuits: a design methodology for encoders\/decoders","volume":"45","author":"Vourkas","year":"2014","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2017.12.008_bib23","series-title":"Memristor-based Nanoelectronic Computing Circuits and Architectures","author":"Vourkas","year":"2016"},{"issue":"12","key":"10.1016\/j.mejo.2017.12.008_bib24","first-page":"972","article-title":"Boolean logic operations and computing circuits based on memristors","volume":"61","author":"Papandroulidakis","year":"2014","journal-title":"IEEE Trans.Circ. Syst. II: Express Briefs"},{"key":"10.1016\/j.mejo.2017.12.008_bib25","doi-asserted-by":"crossref","first-page":"98","DOI":"10.1016\/j.procs.2014.11.090","article-title":"Memristive threshold logic face recognition","volume":"41","author":"Maan","year":"2014","journal-title":"Proc. Comput. Sci."},{"issue":"10","key":"10.1016\/j.mejo.2017.12.008_bib26","first-page":"2337","article-title":"Memristive threshold logic circuit design of fast moving object detection","volume":"23","author":"Maan","year":"2015"},{"key":"10.1016\/j.mejo.2017.12.008_bib27","series-title":"2014 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","article-title":"Intraoperative cardiac MRI processing using threshold logic cells","author":"Sugathan","year":"2014"},{"issue":"22","key":"10.1016\/j.mejo.2017.12.008_bib28","doi-asserted-by":"crossref","first-page":"223501","DOI":"10.1063\/1.4971188","article-title":"A\u00a0sub-1-volt analog metal oxide memristive-based synaptic device with large conductance change for energy-efficient spike-based computing systems","volume":"109","author":"Hsieh","year":"2016","journal-title":"Appl. Phys. Lett."},{"issue":"5","key":"10.1016\/j.mejo.2017.12.008_bib29","first-page":"535","article-title":"Switching phenomena in titanium oxide thin films, Solid-State Electronics","volume":"11","author":"Argall","year":"1968"},{"issue":"10","key":"10.1016\/j.mejo.2017.12.008_bib30","doi-asserted-by":"crossref","first-page":"3406","DOI":"10.1109\/TMAG.2009.2024163","article-title":"After hard drives-what comes next?","volume":"45","author":"Kryder","year":"2009","journal-title":"IEEE Trans. Magn."},{"issue":"9","key":"10.1016\/j.mejo.2017.12.008_bib31","doi-asserted-by":"crossref","first-page":"644","DOI":"10.1109\/TC.1981.1675862","article-title":"Multiple-valued logic charge-coupled devices","volume":"C-30","author":"Kerkhoff","year":"1981","journal-title":"IEEE Trans. Comp."},{"key":"10.1016\/j.mejo.2017.12.008_bib32","series-title":"The Art of Computer Programming","author":"Knuth","year":"1981"},{"issue":"5","key":"10.1016\/j.mejo.2017.12.008_bib33","doi-asserted-by":"crossref","first-page":"739","DOI":"10.1109\/JSSC.1984.1052216","article-title":"Low power dissipation MOS ternary logic family","volume":"19","author":"Balla","year":"1984","journal-title":"IEEE J. Solid State Circ."},{"key":"10.1016\/j.mejo.2017.12.008_bib34","series-title":"2013 25th International Conference on Microelectronics (ICM)","article-title":"Memristor-based balanced ternary adder","author":"El-Slehdar","year":"2013"},{"issue":"3","key":"10.1016\/j.mejo.2017.12.008_bib35","doi-asserted-by":"crossref","first-page":"207","DOI":"10.1016\/j.mejo.2014.12.005","article-title":"Memristor based N-bits redundant binary adder","volume":"46","author":"El-Slehdar","year":"2015","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2017.12.008_bib36","series-title":"2014 International Conference on Engineering and Technology (ICET)","article-title":"Memristor-based redundant binary adder","author":"El-Slehdar","year":"2014"},{"key":"10.1016\/j.mejo.2017.12.008_bib37","series-title":"2014 26th International Conference on Microelectronics (ICM)","article-title":"Memristor-MOS hybrid circuit redundant multiplier","author":"El-Slehdar","year":"2014"},{"key":"10.1016\/j.mejo.2017.12.008_bib38","series-title":"2009 52nd IEEE International Midwest Symposium on Circuits and Systems","article-title":"A\u00a0novel CNTFET-based ternary logic gate design","author":"Lin","year":"2009"},{"issue":"12","key":"10.1016\/j.mejo.2017.12.008_bib39","doi-asserted-by":"crossref","first-page":"2568","DOI":"10.1109\/TED.2005.859654","article-title":"Comparing carbon nanotube transistors\u2014the ideal choice: a novel tunneling device design","volume":"52","author":"Appenzeller","year":"2005","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"7","key":"10.1016\/j.mejo.2017.12.008_bib40","doi-asserted-by":"crossref","first-page":"2197","DOI":"10.1109\/TED.2015.2433956","article-title":"1D selection device using carbon nanotube FETs for high-density cross-point memory arrays","volume":"62","author":"Ahn","year":"2015","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"3","key":"10.1016\/j.mejo.2017.12.008_bib41","doi-asserted-by":"crossref","first-page":"399","DOI":"10.1007\/s10470-016-0733-1","article-title":"Memristor based unbalanced ternary logic gates","volume":"87","author":"Khalid","year":"2016","journal-title":"Analog Integr. Circuits Signal Process."},{"issue":"8","key":"10.1016\/j.mejo.2017.12.008_bib42","first-page":"786","article-title":"VTEAM: a general model for voltage-controlled memristors","volume":"62","author":"Kvatinsky","year":"2015","journal-title":"IEEE Trans. Circ. Syst. II: Express Briefs"},{"issue":"1","key":"10.1016\/j.mejo.2017.12.008_bib43","first-page":"211","article-title":"TEAM: ThrEshold adaptive memristor model","volume":"60","author":"Kvatinsky","year":"2013","journal-title":"IEEE Trans. Circ. Syst. I: Regul. Pap."},{"issue":"1","key":"10.1016\/j.mejo.2017.12.008_bib44","doi-asserted-by":"crossref","DOI":"10.1038\/srep23967","article-title":"Realization of minimum and maximum gate function in Ta2O5-based memristive devices","volume":"6","author":"Breuer","year":"2016","journal-title":"Sci. Rep."},{"key":"10.1016\/j.mejo.2017.12.008_bib45","series-title":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","article-title":"Design and analysis of memristor-based min-max circuit","author":"Amer","year":"2015"},{"issue":"4","key":"10.1016\/j.mejo.2017.12.008_bib46","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1049\/iet-cds.2010.0340","article-title":"Design of energy-efficient and robust ternary circuits for nanotechnology","volume":"5","author":"Moaiyeri","year":"2011","journal-title":"IET Circuits, Devices Syst."},{"issue":"12","key":"10.1016\/j.mejo.2017.12.008_bib47","doi-asserted-by":"crossref","first-page":"1333","DOI":"10.1016\/j.mejo.2015.09.018","article-title":"Robust and energy-efficient carbon nanotube FET-based MVL gates: a novel design approach","volume":"46","author":"Sharifi","year":"2015","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2017.12.008_bib48","doi-asserted-by":"crossref","first-page":"429","DOI":"10.1007\/978-981-10-3770-2_40","article-title":"Design and performance comparison of CNTFET-based binary and ternary logic inverter and decoder with 32 nm CMOS technology","author":"Khandelwal","year":"2017","journal-title":"Adv. Intell. Syst. Comput."},{"issue":"5","key":"10.1016\/j.mejo.2017.12.008_bib49","doi-asserted-by":"crossref","first-page":"175","DOI":"10.4313\/TEEM.2011.12.5.175","article-title":"Integrated circuit design based on carbon nanotube field effect transistor","volume":"12","author":"Kim","year":"2011","journal-title":"Trans. Electr. Electron. Mater."},{"key":"10.1016\/j.mejo.2017.12.008_bib50","series-title":"2016 International SoC Design Conference (ISOCC)","article-title":"Integrated circuits design using carbon nanotube field effect transistor","author":"Kim","year":"2016"},{"issue":"9","key":"10.1016\/j.mejo.2017.12.008_bib51","doi-asserted-by":"crossref","first-page":"3070","DOI":"10.1109\/TED.2015.2457424","article-title":"A\u00a0compact virtual-source model for carbon nanotube FETs in the sub-10-nm regime 2014; Part II: extrinsic elements, performance assessment, and design optimization","volume":"62","author":"Lee","year":"2015","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"2","key":"10.1016\/j.mejo.2017.12.008_bib52","doi-asserted-by":"crossref","first-page":"217","DOI":"10.1109\/TNANO.2009.2036845","article-title":"CNTFET-based design of ternary logic gates and arithmetic circuits","volume":"10","author":"Lin","year":"2011","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"9","key":"10.1016\/j.mejo.2017.12.008_bib53","doi-asserted-by":"crossref","first-page":"1244","DOI":"10.1080\/00207217.2013.828191","article-title":"Design of CNTFET-based 2-bit ternary ALU for nanoelectronics","volume":"101","author":"Murotiya","year":"2013","journal-title":"Int. J. Electron."},{"issue":"1","key":"10.1016\/j.mejo.2017.12.008_bib54","doi-asserted-by":"crossref","first-page":"75","DOI":"10.1155\/1996\/94696","article-title":"Design and implementation of a low power ternary full adder","volume":"4","author":"Srivastava","year":"1996","journal-title":"VLSI Des."},{"key":"10.1016\/j.mejo.2017.12.008_bib55","first-page":"17","article-title":"Design and implementation of 2 bit ternary ALU slice. Electron","author":"Dhande","year":"2005","journal-title":"Technol. Inf. Telecommun"}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S002626921730558X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S002626921730558X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2023,8,30]],"date-time":"2023-08-30T11:14:33Z","timestamp":1693394073000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/linkinghub.elsevier.com\/retrieve\/pii\/S002626921730558X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":55,"alternative-id":["S002626921730558X"],"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/j.mejo.2017.12.008","relation":{},"ISSN":["0026-2692"],"issn-type":[{"value":"0026-2692","type":"print"}],"subject":[],"published":{"date-parts":[[2018,2]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Memristor-CNTFET based ternary logic gates","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/j.mejo.2017.12.008","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2017 Elsevier Ltd. All rights reserved.","name":"copyright","label":"Copyright"}]}}