{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,25]],"date-time":"2026-01-25T01:35:17Z","timestamp":1769304917607,"version":"3.49.0"},"reference-count":51,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100003009","name":"Science and Technology Development Fund","doi-asserted-by":"publisher","award":["25977"],"award-info":[{"award-number":["25977"]}],"id":[{"id":"10.13039\/501100003009","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2019,8]]},"DOI":"10.1016\/j.mejo.2019.05.018","type":"journal-article","created":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T13:39:15Z","timestamp":1559223555000},"page":"211-221","update-policy":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":23,"special_numbering":"C","title":["General fractional order mem-elements mutators"],"prefix":"10.1016","volume":"90","author":[{"given":"Nariman A.","family":"Khalil","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lobna A.","family":"Said","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/2.zoppoz.workers.dev:443\/https\/orcid.org\/0000-0002-6119-8482","authenticated-orcid":false,"given":"Ahmed G.","family":"Radwan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed M.","family":"Soliman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"8","key":"10.1016\/j.mejo.2019.05.018_bib1","doi-asserted-by":"crossref","first-page":"1325","DOI":"10.1109\/PROC.1968.6574","article-title":"Synthesis of new nonlinear network elements","volume":"56","author":"Chua","year":"1968","journal-title":"Proc. IEEE"},{"issue":"1","key":"10.1016\/j.mejo.2019.05.018_bib2","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1109\/TCT.1970.1083039","article-title":"Realization of the chua family of new nonlinear network elements using the current conveyor","volume":"17","author":"Smith","year":"1970","journal-title":"IEEE Trans. Circuit Theory"},{"issue":"4","key":"10.1016\/j.mejo.2019.05.018_bib3","doi-asserted-by":"crossref","first-page":"371","DOI":"10.1109\/TCT.1972.1083498","article-title":"Two new lc mutators and their realizations","volume":"19","author":"Soliman","year":"1972","journal-title":"IEEE Trans. Circuit Theory"},{"issue":"6","key":"10.1016\/j.mejo.2019.05.018_bib4","doi-asserted-by":"crossref","first-page":"1181","DOI":"10.1007\/s00034-010-9195-3","article-title":"New ccii and iccii based realizations of lc and lr mutators","volume":"29","author":"Soliman","year":"2010","journal-title":"Circuits Syst. Signal Process."},{"issue":"6","key":"10.1016\/j.mejo.2019.05.018_bib5","doi-asserted-by":"crossref","first-page":"753","DOI":"10.1080\/00207217308938495","article-title":"New lr mutators and their models","volume":"34","author":"Soliman","year":"1973","journal-title":"Int. J. Electron."},{"issue":"1","key":"10.1016\/j.mejo.2019.05.018_bib6","doi-asserted-by":"crossref","first-page":"209","DOI":"10.1007\/s00034-010-9208-2","article-title":"Mutators, generalized impedance converters and inverters, and their realization using generalized current conveyors","volume":"30","author":"Swamy","year":"2011","journal-title":"Circuits Syst. Signal Process."},{"key":"10.1016\/j.mejo.2019.05.018_bib7","series-title":"Tranconductance Amplifiers: Nam Realizations and Applications, Chapter 4, Analog Circuits: Applications, Design and Performance","first-page":"93","author":"Soliman","year":"2012"},{"issue":"3","key":"10.1016\/j.mejo.2019.05.018_bib8","doi-asserted-by":"crossref","first-page":"1147","DOI":"10.1007\/s00034-011-9354-1","article-title":"A note on the generation of generalized impedance converter circuits using nam expansion","volume":"31","author":"Soliman","year":"2012","journal-title":"Circuits Syst. Signal Process."},{"issue":"5","key":"10.1016\/j.mejo.2019.05.018_bib9","doi-asserted-by":"crossref","first-page":"1091","DOI":"10.1007\/s00034-010-9218-0","article-title":"Generation of generalized impedance converter circuits using nam expansion","volume":"30","author":"Soliman","year":"2011","journal-title":"Circuits Syst. Signal Process."},{"issue":"6","key":"10.1016\/j.mejo.2019.05.018_bib10","doi-asserted-by":"crossref","first-page":"673","DOI":"10.1080\/00207217208938330","article-title":"New generalized-immittance converter circuits obtained by using the current conveyor","volume":"32","author":"Soliman","year":"1972","journal-title":"Int. J. Electron."},{"issue":"3","key":"10.1016\/j.mejo.2019.05.018_bib11","doi-asserted-by":"crossref","first-page":"317","DOI":"10.1080\/00207217808900822","article-title":"Realizations of ideal fdnc and fdnr elements using new types of mutators","volume":"44","author":"Soliman","year":"1978","journal-title":"International Journal of Electronics Theoretical and Experimental"},{"key":"10.1016\/j.mejo.2019.05.018_bib12","first-page":"12","article-title":"Fractional-order impedance transformation based on three port mutators","volume":"81","author":"Soltan","year":"2017","journal-title":"AEU-International Journal of Electronics and Communications"},{"issue":"4","key":"10.1016\/j.mejo.2019.05.018_bib13","doi-asserted-by":"crossref","first-page":"243","DOI":"10.1049\/el.2010.7328","article-title":"Emulation of floating memcapacitors and meminductors using current conveyors","volume":"47","author":"Pershin","year":"2011","journal-title":"Electron. Lett."},{"issue":"4","key":"10.1016\/j.mejo.2019.05.018_bib14","first-page":"207","article-title":"Design of a practical memcapacitor emulator without grounded restriction","volume":"60","author":"Yu","year":"2013","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"issue":"5","key":"10.1016\/j.mejo.2019.05.018_bib15","doi-asserted-by":"crossref","first-page":"507","DOI":"10.1109\/TCT.1971.1083337","article-title":"Memristor-the missing circuit element","volume":"18","author":"Chua","year":"1971","journal-title":"IEEE Trans. Circuit Theory"},{"issue":"2","key":"10.1016\/j.mejo.2019.05.018_bib16","doi-asserted-by":"crossref","first-page":"209","DOI":"10.1109\/PROC.1976.10092","article-title":"Memristive devices and systems","volume":"64","author":"Chua","year":"1976","journal-title":"Proc. IEEE"},{"issue":"7191","key":"10.1016\/j.mejo.2019.05.018_bib17","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1038\/nature06932","article-title":"The missing memristor found","volume":"453","author":"Strukov","year":"2008","journal-title":"Nature"},{"issue":"10","key":"10.1016\/j.mejo.2019.05.018_bib18","doi-asserted-by":"crossref","first-page":"1717","DOI":"10.1109\/JPROC.2009.2021077","article-title":"Circuit elements with memory: memristors, memcapacitors, and meminductors","volume":"97","author":"Di Ventra","year":"2009","journal-title":"Proc. IEEE"},{"key":"10.1016\/j.mejo.2019.05.018_bib19","doi-asserted-by":"crossref","unstructured":"Z. Biolek, D. Biolek, V. Biolkova, Z. Kolka, Comments on pinched hysteresis loops of memristive elements., Radioengineering 24 (4).","DOI":"10.13164\/re.2015.0962"},{"issue":"4","key":"10.1016\/j.mejo.2019.05.018_bib20","first-page":"402","article-title":"What are memristor, memcapacitor, and meminductor?","volume":"62","author":"Yin","year":"2015","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"10.1016\/j.mejo.2019.05.018_bib21","first-page":"23","article-title":"A 860 khz grounded memristor emulator circuit","volume":"73","author":"Snchez-Lpez","year":"2017","journal-title":"AEU-International Journal of Electronics and Communications"},{"key":"10.1016\/j.mejo.2019.05.018_bib22","article-title":"Fractional-order memristor emulator circuits","volume":"2018","author":"Snchez-Lpez","year":"2018","journal-title":"Complexity"},{"key":"10.1016\/j.mejo.2019.05.018_bib23","series-title":"Design Automation Conference (DAC), 2012 49th ACM\/EDAC\/IEEE, IEEE","first-page":"585","article-title":"Statistical memristor modeling and case study in neuromorphic computing","author":"Pino","year":"2012"},{"key":"10.1016\/j.mejo.2019.05.018_bib24","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1016\/j.vlsi.2016.09.003","article-title":"Configurable memristive logic block for memristive-based fpga architectures","volume":"56","author":"Ho","year":"2017","journal-title":"Integ. VLSI J."},{"key":"10.1016\/j.mejo.2019.05.018_bib25","unstructured":"H. G. Hezayyin, G. M. Ahmed, M. E. Fouda, L. A. Said, A. H. Madian, A. G. Radwan, A Generalized Family of Memristor-Based Voltage Controlled Relaxation Oscillator, International Journal of Circuit Theory and Applications."},{"key":"10.1016\/j.mejo.2019.05.018_bib26","first-page":"1","article-title":"Experimental verification of a memristive neural network","author":"Carro-Prez","year":"2018","journal-title":"Nonlinear Dynam."},{"key":"10.1016\/j.mejo.2019.05.018_bib27","series-title":"Applications of Fractional Calculus in Physics, World Scientific","first-page":"1","article-title":"An introduction to fractional calculus","author":"Butzer","year":"2000"},{"key":"10.1016\/j.mejo.2019.05.018_bib28","volume":"vol. 204","author":"Kilbas","year":"2006"},{"key":"10.1016\/j.mejo.2019.05.018_bib29","doi-asserted-by":"crossref","first-page":"162","DOI":"10.1016\/j.mejo.2018.07.006","article-title":"Comparison between three approximation methods on oscillator circuits","volume":"81","author":"Elwy","year":"2018","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2019.05.018_bib30","doi-asserted-by":"crossref","first-page":"40","DOI":"10.1016\/j.mejo.2016.06.003","article-title":"Two-port two impedances fractional order oscillators","volume":"55","author":"Said","year":"2016","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2019.05.018_bib31","doi-asserted-by":"crossref","unstructured":"N. A. Khalil, L. A. Said, A. G. Radwan, A. M. Soliman, Generalized two-port network based fractional order filters, AEU-International Journal of Electronics and Communications Volume 104, no. 2019, pp. 128\u2013146.","DOI":"10.1016\/j.aeue.2019.01.016"},{"issue":"5","key":"10.1016\/j.mejo.2019.05.018_bib32","doi-asserted-by":"crossref","first-page":"1620","DOI":"10.1016\/j.isatra.2014.05.007","article-title":"Imc-pid-fractional-order-filter controllers design for integer order systems","volume":"53","author":"Mamar","year":"2014","journal-title":"ISA Trans."},{"key":"10.1016\/j.mejo.2019.05.018_bib33","series-title":"Fractional Order Systems, Elsevier","first-page":"125","article-title":"Biologically inspired optimization algorithms for fractional-order bioimpedance models parameters extraction","author":"Yousri","year":"2018"},{"issue":"09","key":"10.1016\/j.mejo.2019.05.018_bib34","doi-asserted-by":"crossref","first-page":"1430023","DOI":"10.1142\/S0218127414300237","article-title":"Memfractance: a mathematical paradigm for circuit elements with memory","volume":"24","author":"Abdelouahab","year":"2014","journal-title":"International Journal of Bifurcation and Chaos"},{"key":"10.1016\/j.mejo.2019.05.018_bib35","doi-asserted-by":"crossref","first-page":"177","DOI":"10.1016\/j.cnsns.2017.11.007","article-title":"Generalized modeling of the fractional-order memcapacitor and its character analysis","volume":"59","author":"Guo","year":"2018","journal-title":"Commun. Nonlinear Sci. Numer. Simul."},{"key":"10.1016\/j.mejo.2019.05.018_bib36","doi-asserted-by":"crossref","unstructured":"A. Akgul, Chaotic oscillator based on fractional order memcapacitor, J. Circuits Syst. Comput. 1950239.","DOI":"10.1142\/S0218126619502396"},{"key":"10.1016\/j.mejo.2019.05.018_bib37","doi-asserted-by":"crossref","DOI":"10.1155\/2018\/4140762","article-title":"Chaos and symbol complexity in a conformable fractional-order memcapacitor system","volume":"2018","author":"He","year":"2018","journal-title":"Complexity"},{"issue":"7","key":"10.1016\/j.mejo.2019.05.018_bib38","doi-asserted-by":"crossref","first-page":"517","DOI":"10.1049\/el.2010.2830","article-title":"Memristive circuits simulate memcapacitors and meminductors","volume":"46","author":"Pershin","year":"2010","journal-title":"Electron. Lett."},{"issue":"21","key":"10.1016\/j.mejo.2019.05.018_bib39","doi-asserted-by":"crossref","first-page":"1428","DOI":"10.1049\/el.2010.2309","article-title":"Mutator for transforming memristor into memcapacitor","volume":"46","author":"Biolek","year":"2010","journal-title":"Electron. Lett."},{"key":"10.1016\/j.mejo.2019.05.018_bib40","series-title":"Circuits and Systems (APCCAS), 2010 IEEE Asia Pacific Conference on, IEEE","first-page":"800","article-title":"Mutators simulating memcapacitors and meminductors","author":"Biolek","year":"2010"},{"issue":"05","key":"10.1016\/j.mejo.2019.05.018_bib41","doi-asserted-by":"crossref","first-page":"1330017","DOI":"10.1142\/S0218127413300176","article-title":"Expandable circuits of mutator-based memcapacitor emulator","volume":"23","author":"Sah","year":"2013","journal-title":"International Journal of Bifurcation and Chaos"},{"issue":"8","key":"10.1016\/j.mejo.2019.05.018_bib42","first-page":"54","article-title":"Implementation of a memcapacitor emulator with off-the-shelf devices","volume":"19","author":"Sari","year":"2013","journal-title":"Elektronika ir elektrotechnika"},{"issue":"8","key":"10.1016\/j.mejo.2019.05.018_bib43","doi-asserted-by":"crossref","first-page":"2363","DOI":"10.1007\/s00034-014-9758-9","article-title":"Mutator-based meminductor emulator for circuit applications","volume":"33","author":"Sah","year":"2014","journal-title":"Circuits Syst. Signal Process."},{"issue":"1","key":"10.1016\/j.mejo.2019.05.018_bib44","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1007\/s10470-014-0354-5","article-title":"Realizations of mutative 4-ports and their applications to memstor simulations","volume":"81","author":"Gknar","year":"2014","journal-title":"Analog Integr. Circuits Signal Process."},{"issue":"10","key":"10.1016\/j.mejo.2019.05.018_bib45","first-page":"758","article-title":"A universal mutator for transformations among memristor, memcapacitor, and meminductor","volume":"61","author":"Yu","year":"2014","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"10.1016\/j.mejo.2019.05.018_bib46","series-title":"2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS), IEEE","first-page":"279","article-title":"Memristor-less current-and voltage-controlled meminductor emulators","author":"Fouda","year":"2014"},{"key":"10.1016\/j.mejo.2019.05.018_bib47","series-title":"Electronics, Circuits, and Systems (ICECS), 2015 IEEE International Conference on, IEEE","first-page":"296","article-title":"Offset reduction on memristor emulator circuits","author":"Snchez-Lpez","year":"2015"},{"key":"10.1016\/j.mejo.2019.05.018_bib48","doi-asserted-by":"crossref","unstructured":"A. S. Sedra, K. Smith, A second generation current conveyor and its applications, IEEE Trans. Circuit Theory 132 (1).","DOI":"10.1109\/TCT.1970.1083067"},{"issue":"4","key":"10.1016\/j.mejo.2019.05.018_bib49","doi-asserted-by":"crossref","first-page":"413","DOI":"10.1080\/002072199133337","article-title":"Inverting second generation current conveyors: the missing building blocks, cmos realizations and applications","volume":"86","author":"Awad","year":"1999","journal-title":"Int. J. Electron."},{"issue":"3","key":"10.1016\/j.mejo.2019.05.018_bib50","first-page":"619","article-title":"Network model of the CPE","volume":"20","author":"Valsa","year":"2011","journal-title":"Radioengineering"},{"key":"10.1016\/j.mejo.2019.05.018_bib51","series-title":"2016 30th International Conference on Microelectronics (ICM), IEEE","first-page":"160","article-title":"Incremental grounded voltage controlled memristor emulator","author":"Hassanein","year":"2018"}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S0026269218310012?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S0026269218310012?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T11:55:08Z","timestamp":1720007708000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/linkinghub.elsevier.com\/retrieve\/pii\/S0026269218310012"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8]]},"references-count":51,"alternative-id":["S0026269218310012"],"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/j.mejo.2019.05.018","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2019,8]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"General fractional order mem-elements mutators","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/j.mejo.2019.05.018","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2019 Elsevier Ltd. All rights reserved.","name":"copyright","label":"Copyright"}]}}