{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,22]],"date-time":"2026-07-22T23:26:14Z","timestamp":1784762774055,"version":"3.55.0"},"reference-count":45,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2021,1]]},"DOI":"10.1016\/j.mejo.2020.104942","type":"journal-article","created":{"date-parts":[[2020,11,18]],"date-time":"2020-11-18T15:33:17Z","timestamp":1605713597000},"page":"104942","update-policy":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":74,"special_numbering":"C","title":["Comparing bulk-Si FinFET and gate-all-around FETs for the 5\u00a0\u200bnm technology node"],"prefix":"10.1016","volume":"107","author":[{"ORCID":"https:\/\/2.zoppoz.workers.dev:443\/https\/orcid.org\/0000-0001-6017-6399","authenticated-orcid":false,"given":"Vinay","family":"Vashishtha","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/2.zoppoz.workers.dev:443\/https\/orcid.org\/0000-0001-7741-6512","authenticated-orcid":false,"given":"Lawrence T.","family":"Clark","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"key":"10.1016\/j.mejo.2020.104942_bib1","series-title":"Proc. IEEE 2012 Cust. Integr. Circuits Conf","first-page":"1","article-title":"22-nm fully-depleted tri-gate CMOS transistors","author":"Auth","year":"2012"},{"key":"10.1016\/j.mejo.2020.104942_bib2","series-title":"2016 IEEE Symp. VLSI Technol","first-page":"1","article-title":"Si FinFET based 10nm technology with multi Vt gate stack for low power and high performance applications","author":"Cho","year":"2016"},{"key":"10.1016\/j.mejo.2020.104942_bib3","series-title":"2014 IEEE Int. Electron Devices Meet.","article-title":"A\u00a014nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 \u03bcm2 SRAM cell size","author":"Natarajan","year":"2014"},{"key":"10.1016\/j.mejo.2020.104942_bib4","doi-asserted-by":"crossref","first-page":"1600665","DOI":"10.1002\/adom.201600665","article-title":"Ultrafast all-optical switching","volume":"5","author":"Chai","year":"2017","journal-title":"Adv. Opt. Mater."},{"key":"10.1016\/j.mejo.2020.104942_bib5","series-title":"2016 IEEE Int. Electron Devices Meet","article-title":"A\u00a07nm FinFET technology featuring EUV patterning and dual strained high mobility channels","author":"Xie","year":"2016"},{"key":"10.1016\/j.mejo.2020.104942_bib6","series-title":"2016 IEEE Int. Electron Devices Meet.","article-title":"A\u00a07nm CMOS platform technology featuring 4 th generation FinFET transistors with a 0.027um 2 high density 6-T SRAM cell for mobile SoC applications","author":"Wu","year":"2016"},{"key":"10.1016\/j.mejo.2020.104942_bib7","series-title":"2016 17th Int. Symp. Qual. Electron. Des.","first-page":"275","article-title":"5nm: has the time for a device change come?","author":"Raghavan","year":"2016"},{"key":"10.1016\/j.mejo.2020.104942_bib8","series-title":"2017 IEEE Int. Electron Devices Meet.","article-title":"Vertically stacked gate-all-around Si nanowire transistors: key process optimizations and ring oscillator demonstration","author":"Mertens","year":"2017"},{"key":"10.1016\/j.mejo.2020.104942_bib9","series-title":"2017 IEEE Int. Electron Devices Meet.","first-page":"29.2.1","article-title":"Performance and design considerations for gate-all-around stacked-NanoWires FETs","author":"Barraud","year":"2017"},{"key":"10.1016\/j.mejo.2020.104942_bib10","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1016\/j.mejo.2016.04.006","article-title":"ASAP7: a 7-nm finFET predictive process design kit","volume":"53","author":"Clark","year":"2016","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2020.104942_bib11","series-title":"2017 18th Int. Symp. Qual. Electron. Des.","first-page":"149","article-title":"Design technology co-optimization of back end of line design rules for a 7 nm predictive process design kit","author":"Vashishtha","year":"2017"},{"key":"10.1016\/j.mejo.2020.104942_bib12","series-title":"2017 IEEE\/ACM Int. Conf. Comput. Des.","first-page":"992","article-title":"ASAP7 predictive design kit development and cell design technology co-optimization: invited paper","author":"Vashishtha","year":"2017"},{"key":"10.1016\/j.mejo.2020.104942_bib13","series-title":"Sentaurus Device User Guide","year":"2015"},{"key":"10.1016\/j.mejo.2020.104942_bib14","doi-asserted-by":"crossref","first-page":"1045","DOI":"10.1109\/T-ED.1975.18267","article-title":"Electron and hole drift velocity measurements in silicon and their empirical relation to electric field and temperature","volume":"22","author":"Canali","year":"1975","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2020.104942_bib15","doi-asserted-by":"crossref","first-page":"2204","DOI":"10.1109\/TED.2007.902899","article-title":"Low-field electron mobility model for ultrathin-body SOI and double-gate MOSFETs with extremely small silicon thicknesses","volume":"54","author":"Reggiani","year":"2007","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2020.104942_bib16","series-title":"Advanced Mobility Models for Design and Simulation of Deep Submicrometer MOSFETS","author":"Syed Aon Mujtaba","year":"1995"},{"key":"10.1016\/j.mejo.2020.104942_bib17","series-title":"Int. Tech. Dig. Electron Devices","first-page":"357","article-title":"A\u00a0unified mobility model for device simulation","author":"Klaassen","year":"1990"},{"key":"10.1016\/j.mejo.2020.104942_bib18","doi-asserted-by":"crossref","first-page":"1529","DOI":"10.1109\/16.622611","article-title":"An improved electron and hole mobility model for general purpose device simulation","volume":"44","author":"Darwish","year":"1997","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2020.104942_bib19","doi-asserted-by":"crossref","first-page":"284","DOI":"10.1109\/T-ED.1982.20697","article-title":"Modeling and measurement of minority-carrier lifetime versus doping in diffused layers of n +-p silicon diodes","volume":"29","author":"Roulston","year":"1982","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2020.104942_bib20","series-title":"A\u00a0Physical Model for the Dependence of Carrier Lifetime on Doping Density in Nondegenerate Silicon","author":"Fossum","year":"1982"},{"key":"10.1016\/j.mejo.2020.104942_bib21","doi-asserted-by":"crossref","first-page":"7570","DOI":"10.1063\/1.356634","article-title":"Intrinsic upper limits of the carrier lifetime in silicon","volume":"75","author":"H\u00e4cker","year":"1994","journal-title":"J.\u00a0Appl. Phys."},{"key":"10.1016\/j.mejo.2020.104942_bib22","doi-asserted-by":"crossref","first-page":"331","DOI":"10.1109\/16.121690","article-title":"A\u00a0new recombination model for device simulation including tunneling","volume":"39","author":"Hurkx","year":"1992","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2020.104942_bib23","series-title":"Symmetry and Strain-Induced Effects in Semiconductors","author":"Pikus","year":"1974"},{"key":"10.1016\/j.mejo.2020.104942_bib24","doi-asserted-by":"crossref","first-page":"2234","DOI":"10.1063\/1.363052","article-title":"Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys","volume":"80","author":"Fischetti","year":"1998","journal-title":"J.\u00a0Appl. Phys."},{"key":"10.1016\/j.mejo.2020.104942_bib25","series-title":"ESSDERC 2007 - 37th Eur. Solid State Device Res. Conf.","first-page":"386","article-title":"Effects of shear strain on the conduction band in silicon: an efficient two-band k\u00b7p theory","author":"Sverdlov","year":"2007"},{"key":"10.1016\/j.mejo.2020.104942_bib26","doi-asserted-by":"crossref","first-page":"125","DOI":"10.1016\/0038-1101(92)90051-D","article-title":"Unified apparent bandgap narrowing in n- and p-type silicon","volume":"35","author":"Klaassen","year":"1992","journal-title":"Solid State Electron."},{"key":"10.1016\/j.mejo.2020.104942_bib27","doi-asserted-by":"crossref","first-page":"7959","DOI":"10.1103\/PhysRevB.35.7959","article-title":"Macroscopic physics of the silicon inversion layer","volume":"35","author":"Ancona","year":"1987","journal-title":"Phys. Rev. B"},{"key":"10.1016\/j.mejo.2020.104942_bib28","series-title":"2013 IEEE Int. Electron Devices Meet.","article-title":"A\u00a016nm FinFET CMOS technology for mobile SoC and computing applications","author":"Wu","year":"2013"},{"key":"10.1016\/j.mejo.2020.104942_bib29","series-title":"2014 Symp. VLSI Technol. Dig. Tech. Pap.","first-page":"1","article-title":"A\u00a010nm platform technology for low power and high performance application featuring FINFET devices with multi workfunction gate stack on bulk and SOI","author":"Seo","year":"2014"},{"key":"10.1016\/j.mejo.2020.104942_bib30","series-title":"2017 IEEE Int. Electron Devices Meet","first-page":"29","article-title":"A\u00a010nm high performance and low-power CMOS technology featuring 3 rd generation FinFET transistors, Self-Aligned Quad Patterning, contact over active gate and cobalt local interconnects","author":"Auth","year":"2017"},{"key":"10.1016\/j.mejo.2020.104942_bib31","series-title":"2017 Symp. VLSI Technol.","first-page":"T68","article-title":"Highly manufacturable 7nm FinFET technology featuring EUV lithography for low power and high performance applications","author":"Ha","year":"2017"},{"key":"10.1016\/j.mejo.2020.104942_bib32","series-title":"2017 IEEE Int. Electron Devices Meet.","first-page":"22.2.1","article-title":"Highly conductive metal gate fill integration solution for extremely scaled RMG stack for 5 nm & beyond","author":"Yoshida","year":"2017"},{"key":"10.1016\/j.mejo.2020.104942_bib33","series-title":"2014 IEEE Int. Electron Devices Meet","article-title":"Modeling and optimization of group IV and III-V FinFETs and nano-wires","author":"Moroz","year":"2014"},{"key":"10.1016\/j.mejo.2020.104942_bib34","doi-asserted-by":"crossref","first-page":"643","DOI":"10.1109\/TED.2015.2504729","article-title":"A\u00a0comprehensive benchmark and optimization of 5-nm lateral and vertical GAA 6T-SRAMs","volume":"63","author":"Huynh-Bao","year":"2016","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2020.104942_bib35","doi-asserted-by":"crossref","first-page":"2707","DOI":"10.1109\/TED.2017.2695455","article-title":"Device exploration of NanoSheet transistors for sub-7-nm technology node","volume":"64","author":"Jang","year":"2017","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2020.104942_bib36","series-title":"2016 17th Int. Symp. Qual. Electron. Des.","first-page":"278","article-title":"Transistor design for 5nm and beyond: slowing down electrons to speed up transistors","author":"Moroz","year":"2016"},{"key":"10.1016\/j.mejo.2020.104942_bib37","doi-asserted-by":"crossref","first-page":"1502","DOI":"10.1109\/TED.2016.2523885","article-title":"Analysis of 7\/8-nm bulk-Si FinFET technologies for 6T-SRAM scaling","volume":"63","author":"Zhang","year":"2016","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2020.104942_bib38","series-title":"2017 IEEE Int. Electron Devices Meet","article-title":"Integrated dual SPE processes with low contact resistivity for future CMOS technologies","author":"Wu","year":"2017"},{"key":"10.1016\/j.mejo.2020.104942_bib39","series-title":"2018 IEEE Int. Electron Devices Meet.","article-title":"Parasitic resistance reduction strategies for advanced CMOS FinFETs beyond 7nm","author":"Wu","year":"2018"},{"key":"10.1016\/j.mejo.2020.104942_bib40","series-title":"2014 IEEE Int. Electron Devices Meet.","article-title":"High performance 14nm SOI FinFET CMOS technology with 0.0174um2 embedded DRAM and 15 levels of Cu metallization","author":"Lin","year":"2014"},{"key":"10.1016\/j.mejo.2020.104942_bib41","series-title":"2015 Symp. VLSI Technol. (VLSI Technol.)","first-page":"T120","article-title":"Resistivity of copper interconnects beyond the 7 nm node","author":"Pyzyna","year":"2015"},{"key":"10.1016\/j.mejo.2020.104942_bib42","series-title":"2017 IEEE Int. Interconnect Technol. Conf.","first-page":"1","article-title":"Electromigration and resistivity in on-chip Cu, Co and Ru damascene nanowires","author":"Hu","year":"2017"},{"key":"10.1016\/j.mejo.2020.104942_bib43","series-title":"Proc. - IEEE Int. Symp. Circuits Syst.","first-page":"5","article-title":"Robust 7-nm SRAM design on a predictive PDK","author":"Vashishtha","year":"2017"},{"key":"10.1016\/j.mejo.2020.104942_bib44","doi-asserted-by":"crossref","first-page":"748","DOI":"10.1109\/JSSC.1987.1052809","article-title":"Static-noise margin analysis of MOS SRAM cells","volume":"22","author":"Seevinck","year":"1987","journal-title":"IEEE J. Solid State Circ."},{"key":"10.1016\/j.mejo.2020.104942_bib45","series-title":"A\u00a0Highly Manufacturable 28nm CMOS Low Power Platform Technology with Fully Functional 64Mb SRAM Using Dual\/tripe Gate Oxide Process, 2009 Symp","first-page":"88","author":"Wu","year":"2009"}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S0026269220305413?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S0026269220305413?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T15:39:50Z","timestamp":1720021190000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/linkinghub.elsevier.com\/retrieve\/pii\/S0026269220305413"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1]]},"references-count":45,"alternative-id":["S0026269220305413"],"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/j.mejo.2020.104942","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2021,1]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Comparing bulk-Si FinFET and gate-all-around FETs for the 5\u00a0\u200bnm technology node","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/j.mejo.2020.104942","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2020 Elsevier Ltd. All rights reserved.","name":"copyright","label":"Copyright"}],"article-number":"104942"}}