{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T09:01:26Z","timestamp":1764320486328,"version":"3.46.0"},"reference-count":30,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2026,1]]},"DOI":"10.1016\/j.mejo.2025.106923","type":"journal-article","created":{"date-parts":[[2025,10,15]],"date-time":"2025-10-15T16:31:38Z","timestamp":1760545898000},"page":"106923","update-policy":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["A power-efficient multiplier with fine-grained power management"],"prefix":"10.1016","volume":"167","author":[{"ORCID":"https:\/\/2.zoppoz.workers.dev:443\/https\/orcid.org\/0000-0003-2168-7828","authenticated-orcid":false,"given":"Tong","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Honglan","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qin","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianfei","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhigang","family":"Mao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"6","key":"10.1016\/j.mejo.2025.106923_b1","first-page":"2246","article-title":"A low-power sparse convolutional neural network accelerator with pre-encoding radix-4 booth multiplier","volume":"70","author":"Cheng","year":"2023","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"key":"10.1016\/j.mejo.2025.106923_b2","doi-asserted-by":"crossref","unstructured":"M. Langhammer, B. Pasca, I. Kucherenko, Multiplier Architecture with a Carry-Based Partial Product Encoding, in: Symposium on Computer Arithmetic, ARITH, 2024, pp. 104\u2013107.","DOI":"10.1109\/ARITH61463.2024.00026"},{"issue":"2","key":"10.1016\/j.mejo.2025.106923_b3","doi-asserted-by":"crossref","first-page":"236","DOI":"10.1093\/qjmam\/4.2.236","article-title":"A signed binary multiplication technique","volume":"4","author":"Booth","year":"1951","journal-title":"Quart. J. Mech. Appl. Math."},{"key":"10.1016\/j.mejo.2025.106923_b4","doi-asserted-by":"crossref","unstructured":"J. Seo, D.H. Kim, High-throughput multiplier architectures enabled by intra-unit fast forwarding, in: Symposium on Computer Arithmetic, ARITH, 2019, pp. 143\u2013150.","DOI":"10.1109\/ARITH.2019.00036"},{"key":"10.1016\/j.mejo.2025.106923_b5","series-title":"Proceedings of ICCD\u201995 International Conference on Computer Design. VLSI in Computers and Processors","first-page":"566","article-title":"Low power and high speed multiplication design through mixed number representations","author":"Zheng","year":"1995"},{"key":"10.1016\/j.mejo.2025.106923_b6","doi-asserted-by":"crossref","unstructured":"E. Costa, S. Bampi, J. Monteiro, A new architecture for 2\u2019s complement Gray encoded array multiplier, in: International Symposium on Circuits and Systems, ISCAS, 2002, pp. 14\u201319, https:\/\/2.zoppoz.workers.dev:443\/http\/dx.doi.org\/10.1109\/SBCCI.2002.1137631.","DOI":"10.1109\/SBCCI.2002.1137631"},{"issue":"4","key":"10.1016\/j.mejo.2025.106923_b7","doi-asserted-by":"crossref","first-page":"769","DOI":"10.1109\/TVLSI.2018.2883645","article-title":"A two-speed, radix-4, serial\u2013parallel multiplier","volume":"27","author":"Moss","year":"2019","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"10","key":"10.1016\/j.mejo.2025.106923_b8","doi-asserted-by":"crossref","first-page":"1985","DOI":"10.1109\/TCSI.2004.835683","article-title":"Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits","volume":"51","author":"Chang","year":"2004","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"issue":"9","key":"10.1016\/j.mejo.2025.106923_b9","doi-asserted-by":"crossref","first-page":"2028","DOI":"10.1109\/TVLSI.2020.3009239","article-title":"Glitch-optimized circuit blocks for low-power high-performance booth multipliers","volume":"28","author":"Ranasinghe","year":"2020","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10.1016\/j.mejo.2025.106923_b10","first-page":"1","article-title":"Hardware-aware DNN compression via diverse pruning and mixed-precision quantization","author":"Balaskas","year":"2024","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"key":"10.1016\/j.mejo.2025.106923_b11","doi-asserted-by":"crossref","unstructured":"J. Albericio, A. Delm\u00e1s, P. Judd, S. Sharify, G. O\u2019Leary, R. Genov, A. Moshovos, Bit-Pragmatic Deep Neural Network Computing, in: 50th Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO, 2017, pp. 382\u2013394.","DOI":"10.1145\/3123939.3123982"},{"key":"10.1016\/j.mejo.2025.106923_b12","doi-asserted-by":"crossref","unstructured":"J.-T. Yan, Z.-W. Chen, Low-power multiplier design with row and column bypassing, in: IEEE International SOC Conference, SOCC, 2009, pp. 227\u2013230.","DOI":"10.1109\/SOCCON.2009.5398054"},{"issue":"2","key":"10.1016\/j.mejo.2025.106923_b13","doi-asserted-by":"crossref","first-page":"560","DOI":"10.1109\/JSSC.2018.2882139","article-title":"An 88-fJ\/40-MHz [0.4 V]\u20130.61-pJ\/1-GHz [0.9 V] dual-mode logic 8 \u00d7 8 bit multiplier accumulator with a self-adjustment mechanism in 28-nm FD-SOI","volume":"54","author":"Taco","year":"2018","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2025.106923_b14","doi-asserted-by":"crossref","unstructured":"Y. Hwang, J. Lin, M. Sheu, C. Sheu, Low Power Multipliers Using Enhanced Row Bypassing Schemes, in: IEEE Workshop on Signal Processing Systems, 2007, pp. 136\u2013141.","DOI":"10.1109\/SIPS.2007.4387533"},{"issue":"1","key":"10.1016\/j.mejo.2025.106923_b15","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1109\/92.988727","article-title":"Performance analysis of low-power 1-bit CMOS full adder cells","volume":"10","author":"Shams","year":"2002","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"year":"2003","series-title":"Digital Integrated Circuits: A Design Perspective","author":"Rabaey","key":"10.1016\/j.mejo.2025.106923_b16"},{"issue":"1","key":"10.1016\/j.mejo.2025.106923_b17","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1109\/TCSI.2011.2177004","article-title":"Ultra-low power VLSI circuit design demystified and explained: A tutorial","volume":"59","author":"Alioto","year":"2012","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"key":"10.1016\/j.mejo.2025.106923_b18","series-title":"1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No. 99TH8461)","first-page":"713","article-title":"A 14-transistor CMOS full adder with full voltage-swing nodes","author":"Vesterbacka","year":"1999"},{"issue":"5","key":"10.1016\/j.mejo.2025.106923_b19","doi-asserted-by":"crossref","first-page":"840","DOI":"10.1109\/4.133177","article-title":"A new design of the CMOS full adder","volume":"27","author":"Zhuang","year":"1992","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2025.106923_b20","series-title":"2023 International Conference on Networking and Communications","first-page":"1","article-title":"An efficient wirelength optimization for booth multiplier using silicon vias","author":"Kannan","year":"2023"},{"issue":"5","key":"10.1016\/j.mejo.2025.106923_b21","first-page":"1714","article-title":"Area efficient approximate 4\u20132 compressor and probability-based error adjustment for approximate multiplier","volume":"70","author":"Zhang","year":"2023","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"issue":"2","key":"10.1016\/j.mejo.2025.106923_b22","doi-asserted-by":"crossref","first-page":"255","DOI":"10.1109\/TVLSI.2004.840765","article-title":"A micropower low-voltage multiplier with reduced spurious switching","volume":"13","author":"Chong","year":"2005","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"2","key":"10.1016\/j.mejo.2025.106923_b23","doi-asserted-by":"crossref","first-page":"249","DOI":"10.1109\/4.902765","article-title":"A 600-MHz 54\/spl times\/54-bit multiplier with rectangular-styled Wallace tree","volume":"36","author":"Itoh","year":"2001","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"2","key":"10.1016\/j.mejo.2025.106923_b24","doi-asserted-by":"crossref","first-page":"170","DOI":"10.1049\/iet-cds:20060109","article-title":"Low energy 16-bit Booth leapfrog array multiplier using dynamic adders","volume":"1","author":"Chong","year":"2007","journal-title":"IET Circuits Devices Syst."},{"issue":"3","key":"10.1016\/j.mejo.2025.106923_b25","doi-asserted-by":"crossref","first-page":"272","DOI":"10.1109\/TC.2005.51","article-title":"High-performance low-power left-to-right array multiplier design","volume":"54","author":"Huang","year":"2005","journal-title":"IEEE Trans. Comput."},{"issue":"8","key":"10.1016\/j.mejo.2025.106923_b26","doi-asserted-by":"crossref","first-page":"1481","DOI":"10.1109\/TVLSI.2018.2820999","article-title":"Low-power and fast full adder by exploring new XOR and XNOR gates","volume":"26","author":"Naseri","year":"2018","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"8","key":"10.1016\/j.mejo.2025.106923_b27","doi-asserted-by":"crossref","first-page":"2560","DOI":"10.1109\/TCAD.2021.3112135","article-title":"Compiling all-digital-embedded content addressable memories on chip for edge application","volume":"41","author":"Fan","year":"2022","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.mejo.2025.106923_b28","series-title":"European Conference on Computer Vision","first-page":"639","article-title":"Eagleeye: Fast sub-net evaluation for efficient neural network pruning","author":"Li","year":"2020"},{"issue":"12","key":"10.1016\/j.mejo.2025.106923_b29","doi-asserted-by":"crossref","first-page":"4412","DOI":"10.1109\/TCAD.2024.3395984","article-title":"Timing error tolerant CNN accelerator with layerwise approximate multiplication12:53 AM 8\/5\/2025","volume":"43","author":"Liu","year":"2024","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.mejo.2025.106923_b30","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2025.106579","article-title":"Exact and approximate Radix-4 recoding multipliers for high-efficiency computation","volume":"157","author":"Zhu","year":"2025","journal-title":"Microelectron. J."}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S1879239125003728?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S1879239125003728?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T08:57:27Z","timestamp":1764320247000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/linkinghub.elsevier.com\/retrieve\/pii\/S1879239125003728"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1]]},"references-count":30,"alternative-id":["S1879239125003728"],"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/j.mejo.2025.106923","relation":{},"ISSN":["1879-2391"],"issn-type":[{"type":"print","value":"1879-2391"}],"subject":[],"published":{"date-parts":[[2026,1]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A power-efficient multiplier with fine-grained power management","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/j.mejo.2025.106923","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2025 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"106923"}}