{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,4]],"date-time":"2026-05-04T11:55:25Z","timestamp":1777895725839,"version":"3.51.4"},"reference-count":30,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100002380","name":"Hanyang University","doi-asserted-by":"publisher","award":["HY-202400000003220"],"award-info":[{"award-number":["HY-202400000003220"]}],"id":[{"id":"10.13039\/501100002380","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2026,5]]},"DOI":"10.1016\/j.mejo.2026.107092","type":"journal-article","created":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T17:27:18Z","timestamp":1770312438000},"page":"107092","update-policy":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["Investigation of convex\/concave channel shaping with confined charge trap nitride for high-reliability 3D NAND flash applications"],"prefix":"10.1016","volume":"171","author":[{"given":"Jeongmin","family":"Shin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sohee","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/2.zoppoz.workers.dev:443\/https\/orcid.org\/0000-0002-7635-7060","authenticated-orcid":false,"given":"Yun-Heub","family":"Song","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/j.mejo.2026.107092_bib1","series-title":"2007 IEEE Symposium on VLSI Technology","first-page":"14","article-title":"Bit cost scalable technology with punch and plug process for ultra high density flash memory","author":"Tanaka","year":"2007"},{"key":"10.1016\/j.mejo.2026.107092_bib2","series-title":"2017 IEEE International Memory Workshop (IMW)","first-page":"1","article-title":"Evolution of NAND flash memory: from 2D to 3D as a storage market leader","author":"Kim","year":"2017"},{"issue":"1","key":"10.1016\/j.mejo.2026.107092_bib3","doi-asserted-by":"crossref","first-page":"204","DOI":"10.1109\/JSSC.2014.2352293","article-title":"Three-dimensional 128 Gb MLC vertical nand flash memory with 24-WL stacked layers and 50 MB\/s high-speed programming","volume":"50","author":"Park","year":"2015","journal-title":"IEEE J. Solid State Circ."},{"issue":"1","key":"10.1016\/j.mejo.2026.107092_bib4","doi-asserted-by":"crossref","first-page":"210","DOI":"10.1109\/JSSC.2016.2604297","article-title":"256 Gb 3 b\/Cell V-nand flash memory with 48 stacked WL layers","volume":"52","author":"Kang","year":"2017","journal-title":"IEEE J. Solid State Circ."},{"issue":"1","key":"10.1016\/j.mejo.2026.107092_bib5","doi-asserted-by":"crossref","first-page":"124","DOI":"10.1109\/JSSC.2017.2731813","article-title":"A 512-Gb 3-b\/Cell 64-Stacked WL 3-D-NAND flash memory","volume":"53","author":"Kim","year":"2018","journal-title":"IEEE J. Solid State Circ."},{"issue":"4","key":"10.1016\/j.mejo.2026.107092_bib6","doi-asserted-by":"crossref","first-page":"1373","DOI":"10.1109\/TED.2020.2968079","article-title":"3-D NAND technology achievements and future scaling perspectives","volume":"67","author":"Goda","year":"2020","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2026.107092_bib7","series-title":"2022 International Electron Devices Meeting (IEDM)","first-page":"26.1.1","article-title":"3D NAND scaling in the next decade","author":"Meyer","year":"2022"},{"key":"10.1016\/j.mejo.2026.107092_bib8","series-title":"2019 Electron Devices Technology and Manufacturing Conference (EDTM)","first-page":"261","article-title":"Modeling of lateral migration mechanism during the retention operation in 3D NAND flash memories","author":"Woo","year":"2019"},{"issue":"5","key":"10.1016\/j.mejo.2026.107092_bib9","article-title":"Lateral charge migration induced abnormal read disturb in 3D charge-trapping NAND flash memory","volume":"13","author":"Wang","year":"2020","journal-title":"APEX"},{"issue":"3","key":"10.1016\/j.mejo.2026.107092_bib10","doi-asserted-by":"crossref","first-page":"1047","DOI":"10.1109\/TED.2016.2520965","article-title":"Z-Interference and Z-Disturbance in vertical gate-type 3-D NAND","volume":"63","author":"Yeh","year":"2016","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2026.107092_bib11","series-title":"2020 21st International Conference on Electronic Packaging Technology","first-page":"1","article-title":"Study of intercell trapped charge for data retention improvement in 3D NAND flash memory","author":"Zhang","year":"2020"},{"issue":"7","key":"10.1016\/j.mejo.2026.107092_bib12","doi-asserted-by":"crossref","first-page":"1139","DOI":"10.3390\/mi13071139","article-title":"Impact of Stacking-Up and scaling-down bit cells in 3D NAND on their threshold voltages","volume":"13","author":"Lee","year":"2022","journal-title":"Micromachines"},{"issue":"4","key":"10.1016\/j.mejo.2026.107092_bib13","doi-asserted-by":"crossref","first-page":"2810","DOI":"10.1109\/TED.2024.3362777","article-title":"Concave and convex structures for advanced 3-D NAND flash memory technology","volume":"71","author":"Song","year":"2024","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"3","key":"10.1016\/j.mejo.2026.107092_bib14","doi-asserted-by":"crossref","first-page":"409","DOI":"10.1109\/LED.2025.3531354","article-title":"Investigation of inhibited string characteristics according to dimple structures in 3D NAND flash memory","volume":"46","author":"Park","year":"2025","journal-title":"IEEE Electron Device Lett."},{"key":"10.1016\/j.mejo.2026.107092_bib15","series-title":"2019 Symposium on VLSI Technology","first-page":"T212","article-title":"A novel confined nitride-trapping layer device for 3D NAND flash with robust retention performances","author":"Fu","year":"2019"},{"key":"10.1016\/j.mejo.2026.107092_bib16","series-title":"2019 IEEE International Electron Devices Meeting (IEDM)","first-page":"28.1.1","article-title":"3D semicircular flash memory cell: novel split-gate technology to boost bit density","author":"Fujiwara","year":"2019"},{"key":"10.1016\/j.mejo.2026.107092_bib17","series-title":"2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","first-page":"1","article-title":"A confined storage nitride 3D-NAND cell with WL airgap for cell-to-cell interference reduction and improved program performances","author":"Resnati","year":"2024"},{"issue":"1","key":"10.1016\/j.mejo.2026.107092_bib18","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1021\/acs.chemmater.8b03454","article-title":"From the bottom-up: toward area-selective atomic layer deposition with high selectivity","volume":"31","author":"Mackus","year":"2019","journal-title":"Chem. Mater."},{"issue":"1","key":"10.1016\/j.mejo.2026.107092_bib19","doi-asserted-by":"crossref","first-page":"2138","DOI":"10.1038\/s41467-024-46293-w","article-title":"Area-selective atomic layer deposition on 2D monolayer lateral superlattices","volume":"15","author":"Park","year":"2024","journal-title":"Nat. Commun."},{"issue":"33","key":"10.1016\/j.mejo.2026.107092_bib20","doi-asserted-by":"crossref","DOI":"10.1002\/adfm.202102556","article-title":"Inherently area-selective atomic layer deposition of SiO2 thin films to confer oxide versus nitride selectivity","volume":"31","author":"Lee","year":"2021","journal-title":"Adv. Funct. Mater."},{"issue":"11","key":"10.1016\/j.mejo.2026.107092_bib21","doi-asserted-by":"crossref","first-page":"14288","DOI":"10.1021\/acsami.3c17917","article-title":"Unfolding an elusive area-selective deposition process: atomic layer deposition of TiO2 and TiON on SiN vs SiO2","volume":"16","author":"Mameli","year":"2024","journal-title":"ACS Appl. Mater. Interfaces"},{"key":"10.1016\/j.mejo.2026.107092_bib22","series-title":"2021 IEEE International Electron Devices Meeting (IEDM)","first-page":"1","article-title":"Understanding the ISPP slope in charge trap flash memory and its impact on 3-D NAND scaling","author":"Verreck","year":"2021"},{"key":"10.1016\/j.mejo.2026.107092_bib23","doi-asserted-by":"crossref","DOI":"10.1016\/j.sse.2020.107930","article-title":"Origin of incremental step pulse programming (ISPP) slope degradation in charge trap nitride based multi-layer 3D NAND flash","volume":"175","author":"Nam","year":"2021","journal-title":"Solid State Electron."},{"key":"10.1016\/j.mejo.2026.107092_bib24","series-title":"2015 IEEE International Memory Workshop (IMW)","first-page":"1","article-title":"TCAD simulation of data retention characteristics of charge trap device for 3-D NAND flash memory","author":"Oh","year":"2015"},{"issue":"4","key":"10.1016\/j.mejo.2026.107092_bib25","doi-asserted-by":"crossref","DOI":"10.3390\/mi14040896","article-title":"A novel program scheme for Z-Interference improvement in 3D NAND flash memory","volume":"14","author":"Jia","year":"2023","journal-title":"Micromachines"},{"issue":"1","key":"10.1016\/j.mejo.2026.107092_bib26","doi-asserted-by":"crossref","DOI":"10.1038\/s41598-023-38359-4","article-title":"Selective isotropic etching of SiO2 over Si3N4 using NF3\/H2 remote plasma and methanol vapor","volume":"13","author":"Gil","year":"2023","journal-title":"Sci. Rep."},{"key":"10.1016\/j.mejo.2026.107092_bib27","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1016\/j.mee.2018.02.009","article-title":"A drain leakage phenomenon in poly silicon channel 3D NAND flash caused by conductive paths along grain boundaries","volume":"192","author":"Wang","year":"2018","journal-title":"Microelectron. Eng."},{"key":"10.1016\/j.mejo.2026.107092_bib28","first-page":"1","article-title":"Highly-reliable cell characteristics with 128-Layer single-stack 3D-NAND flash memory","author":"Park","year":"2021"},{"key":"10.1016\/j.mejo.2026.107092_bib29","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2024.106423","article-title":"String-level compact modeling of erase operations in the body-floated vertical channel of 3D charge trapping flash memory","volume":"153","author":"Cho","year":"2024","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107092_bib30","doi-asserted-by":"crossref","DOI":"10.1016\/j.sse.2022.108497","article-title":"A physical model for long term data retention characteristics in 3D NAND flash memory","volume":"199","author":"Saikia","year":"2023","journal-title":"Solid State Electron."}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S1879239126000482?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S1879239126000482?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T08:02:59Z","timestamp":1777622579000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/linkinghub.elsevier.com\/retrieve\/pii\/S1879239126000482"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5]]},"references-count":30,"alternative-id":["S1879239126000482"],"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/j.mejo.2026.107092","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2026,5]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Investigation of convex\/concave channel shaping with confined charge trap nitride for high-reliability 3D NAND flash applications","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/j.mejo.2026.107092","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Published by Elsevier Ltd.","name":"copyright","label":"Copyright"}],"article-number":"107092"}}