{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:50:16Z","timestamp":1759146616915,"version":"3.30.2"},"reference-count":27,"publisher":"Elsevier BV","issue":"10","license":[{"start":{"date-parts":[[2004,12,1]],"date-time":"2004-12-01T00:00:00Z","timestamp":1101859200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2004,12]]},"DOI":"10.1016\/j.micpro.2004.08.009","type":"journal-article","created":{"date-parts":[[2004,9,14]],"date-time":"2004-09-14T18:27:57Z","timestamp":1095186477000},"page":"561-571","source":"Crossref","is-referenced-by-count":3,"title":["Design-space exploration of the most widely used cryptography algorithms"],"prefix":"10.1016","volume":"28","author":[{"given":"I.","family":"Papaefstathiou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Papaefstathiou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Sotiriou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/j.micpro.2004.08.009_bib1","doi-asserted-by":"crossref","unstructured":"G. Bertoni, L. Breveglieri, P. Fragneto, M. Macchetti, S. Marchesi, Efficient Software Implementation of AES on 32-Bit Platforms, in: Proceedings of Cryptographic Hardware and Embedded Systems (CHES\u201902), 2002. pp. 159\u2013171.","DOI":"10.1007\/3-540-36400-5_13"},{"key":"10.1016\/j.micpro.2004.08.009_bib2","doi-asserted-by":"crossref","unstructured":"E. Biham, A Fast New DES Implementation in Software, in: Fast Software Encryption, Fourth International Workshop, FSE\u201997, Haifa, Israel, January 20\u201322, Proceedings, Volume 1267 of Lecture Notes in Computer Science, Springer, 1997, pp. 260\u2013271.","DOI":"10.1007\/BFb0052352"},{"key":"10.1016\/j.micpro.2004.08.009_bib3","unstructured":"Cadence Design Systems. Envisia Silicon Ensemble Place-and-Route Reference."},{"issue":"4","key":"10.1016\/j.micpro.2004.08.009_bib4","doi-asserted-by":"crossref","first-page":"545","DOI":"10.1109\/92.931230","article-title":"An FPGA based performance evaluation of the AES block cipher candidate algorithm finalists","volume":"9","author":"Elbirt","year":"2001","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"10.1016\/j.micpro.2004.08.009_bib5","unstructured":"EUROPRACTICE. UMC 0.18\u03bcm CMOS technology documentation."},{"key":"10.1016\/j.micpro.2004.08.009_bib6","unstructured":"M. Fomenkov, K. Keys, D. Moore, K. Claffy, Longitudinal Study of Internet Traffic from 1998\u20132003, in: CAIDA Technical Report, September 2003."},{"key":"10.1016\/j.micpro.2004.08.009_bib7","unstructured":"B. Gladman, Implementation Experience with AES Candidate Algorithms, in: Proceedings of Second AES Candidate Conference (AES2), 1999."},{"key":"10.1016\/j.micpro.2004.08.009_bib8","doi-asserted-by":"crossref","unstructured":"A. Hodjat, I. Verbauwhede, Minimum Area Cost for a 30 to 70Gbits\/s AES Processor, in: Proceedings of IEEE Computer Society Annual Symposium on VLSI Emerging Trends in VLSI Systems Design (ISVLSI\u201904), 2004, p. 83.","DOI":"10.1109\/ISVLSI.2004.1339512"},{"issue":"3","key":"10.1016\/j.micpro.2004.08.009_bib9","article-title":"The next generation of intel IXP network processors","volume":"6","author":"Intel","year":"2002","journal-title":"Intel Technology Journal"},{"key":"10.1016\/j.micpro.2004.08.009_bib10","doi-asserted-by":"crossref","unstructured":"I. Kim, C.S. Steele, J.G.A. Koller, Fully Pipelined 700MBytes\/s DES Encryption Core, in: Proceedings of Ninth Great Lakes Symposium on VLSI, 1999, p. 386.","DOI":"10.1109\/GLSV.1999.757463"},{"issue":"10","key":"10.1016\/j.micpro.2004.08.009_bib11","doi-asserted-by":"crossref","first-page":"1153","DOI":"10.1109\/12.729797","article-title":"Cipher instruction search attack on the bus-encryption security microcontroller DS5002FP","volume":"47","author":"Kuhn","year":"1998","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/j.micpro.2004.08.009_bib12","doi-asserted-by":"crossref","unstructured":"M. Ligthart, K. Fant, R. Smith, A. Taubin, A. Kondratyev, Asynchronous Design Using Commercial HDL Synthesis Tools, in: Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems, IEEE Computer Society Press, April 2000, pp. 114\u2013125.","DOI":"10.1109\/ASYNC.2000.836983"},{"issue":"9","key":"10.1016\/j.micpro.2004.08.009_bib13","doi-asserted-by":"crossref","first-page":"1031","DOI":"10.1109\/12.537126","article-title":"Phased logic supporting the synchronous design paradigm with delay-insensitive circuitry","volume":"45","author":"Linder","year":"1996","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/j.micpro.2004.08.009_bib14","doi-asserted-by":"crossref","unstructured":"S. Morioka, A. Satoh, A 10Gbps Full-AES Crypto Design with a Twisted-BDD S-Box Architecture, in: Proceedings of IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD\u201902), 2002, p. 98.","DOI":"10.1109\/ICCD.2002.1106754"},{"key":"10.1016\/j.micpro.2004.08.009_bib15","doi-asserted-by":"crossref","unstructured":"C. Patterson, High Performance DES Encryption in Virtex FPGAs Using JBits, in: Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM\u201900), 2000, p. 113\u2013121.","DOI":"10.1109\/FPGA.2000.903398"},{"issue":"5","key":"10.1016\/j.micpro.2004.08.009_bib16","doi-asserted-by":"crossref","first-page":"477","DOI":"10.1016\/0167-4048(93)90069-H","article-title":"More efficient software implementations of (generalized) DES","volume":"12","author":"Pfitzmann","year":"1993","journal-title":"Computers and Security"},{"issue":"4","key":"10.1016\/j.micpro.2004.08.009_bib17","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1109\/TC.2003.1190588","article-title":"Efficient uses of FPGAs for implementations of DES and its experimental linear cryptanalysis","volume":"52","author":"Rouvroy","year":"2003","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/j.micpro.2004.08.009_bib18","doi-asserted-by":"crossref","unstructured":"T. Schaffer, A. Glaser, S. Rao, P. Franzon, A Flip-Chip Implementation of the Data Encryption Standard (DES), in: Proceedings of IEEE Multi-Chip Module Conference (MCMC\u201997), 1997, p. 13.","DOI":"10.1109\/MCMC.1997.569339"},{"issue":"12","key":"10.1016\/j.micpro.2004.08.009_bib19","doi-asserted-by":"crossref","first-page":"1454","DOI":"10.1109\/TC.2002.1146712","article-title":"Architectures and VLSI implementations of the AES-proposal Rijndael","volume":"51","author":"Sklavos","year":"2002","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/j.micpro.2004.08.009_bib20","unstructured":"C. Sotiriou, I. Papaefstathiou, A Design-Space Exploration of Alternative Des Implementations, in: Proceedings of 10th IEEE International Conference on Electronics, Circuits and Systems, (ICECS2003), December 2003, pp. 14\u201317."},{"key":"10.1016\/j.micpro.2004.08.009_bib21","doi-asserted-by":"crossref","unstructured":"C.P. Sotiriou, Implementing Asynchronous Circuits Using a Conventional EDA Tool-Flow, in: Proceedings of the 39th Design Automation Conference, The Association for Computer Machinery, June 2002, pp. 415\u2013418.","DOI":"10.1145\/513918.514025"},{"key":"10.1016\/j.micpro.2004.08.009_bib22","unstructured":"C.P. Sotiriou, L. Lavagno, Dc-Synchronization: Asynchronous Circuits from Synchronous Specifications, in: Proceedings of the International IEEE SOC Conference, September 2003."},{"key":"10.1016\/j.micpro.2004.08.009_bib23","unstructured":"ST Microelectronics. Notes on Synthesis, Placement and Routing."},{"year":"2001","series-title":"Advanced Encryption Standard (AES)","author":"F.I.P. Standard","key":"10.1016\/j.micpro.2004.08.009_bib24"},{"year":"2000","series-title":"Design Analyzer Reference Manual","author":"Synopsys","key":"10.1016\/j.micpro.2004.08.009_bib25"},{"key":"10.1016\/j.micpro.2004.08.009_bib26","unstructured":"J. Worley, B. Worley, T. Christian, C. Worley, AES Finalists on PA-RISC and IA-64: Implementations and Performance, in: Proceedings of the Third Advanced Encryption Standard (AES) Candidate conference, 2000."},{"key":"10.1016\/j.micpro.2004.08.009_bib27","doi-asserted-by":"crossref","unstructured":"K.Y. Yun, P.A. Beerel, J. Arceo, High-Performance Asynchronous Pipeline Circuits, in: Proceedings of International Symposium on Advanced Research in Asynchronous Circuits and Systems, IEEE Computer Society Press, 1996.","DOI":"10.1109\/ASYNC.1996.494434"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S0141933104001012?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S0141933104001012?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,18]],"date-time":"2024-12-18T16:09:08Z","timestamp":1734538148000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933104001012"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,12]]},"references-count":27,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2004,12]]}},"alternative-id":["S0141933104001012"],"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/j.micpro.2004.08.009","relation":{},"ISSN":["0141-9331"],"issn-type":[{"type":"print","value":"0141-9331"}],"subject":[],"published":{"date-parts":[[2004,12]]}}}