{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,28]],"date-time":"2026-06-28T05:22:35Z","timestamp":1782624155126,"version":"3.54.5"},"reference-count":40,"publisher":"Elsevier BV","issue":"9","content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Parallel Computing"],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1016\/j.parco.2013.04.010","type":"journal-article","created":{"date-parts":[[2013,4,26]],"date-time":"2013-04-26T02:40:15Z","timestamp":1366944015000},"page":"357-371","update-policy":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":28,"title":["Fixed latency on-chip interconnect for hardware spiking neural network architectures"],"prefix":"10.1016","volume":"39","author":[{"given":"Sandeep","family":"Pande","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fearghal","family":"Morgan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gerard","family":"Smit","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tom","family":"Bruintjes","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jochem","family":"Rutgers","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Brian","family":"McGinley","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Seamus","family":"Cawley","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jim","family":"Harkin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Liam","family":"McDaid","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"key":"10.1016\/j.parco.2013.04.010_b0005","volume":"vol. 13","author":"Haykin","year":"1999"},{"issue":"9","key":"10.1016\/j.parco.2013.04.010_b0010","doi-asserted-by":"crossref","first-page":"1659","DOI":"10.1016\/S0893-6080(97)00011-7","article-title":"Networks of spiking neurons: the third generation of neural network models","volume":"10","author":"Maass","year":"1997","journal-title":"Neural Networks","ISSN":"https:\/\/2.zoppoz.workers.dev:443\/https\/id.crossref.org\/issn\/0893-6080","issn-type":"print"},{"key":"10.1016\/j.parco.2013.04.010_b0015","series-title":"Spiking Neuron Models: Single Neurons, Populations, Plasticity","isbn-type":"print","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9780511815706","author":"Gerstner","year":"2002","ISBN":"https:\/\/2.zoppoz.workers.dev:443\/https\/id.crossref.org\/isbn\/9780521890793"},{"issue":"6","key":"10.1016\/j.parco.2013.04.010_b0020","doi-asserted-by":"crossref","first-page":"519","DOI":"10.1016\/j.ipl.2005.05.018","article-title":"Applications of spiking neural networks","volume":"95","author":"Bohte","year":"2005","journal-title":"Information Processing Letters"},{"issue":"5","key":"10.1016\/j.parco.2013.04.010_b0025","doi-asserted-by":"crossref","first-page":"1472","DOI":"10.1109\/TNN.2007.891203","article-title":"Implementing spiking neural networks for real-time signal-processing and control applications: a model-validated FPGA approach","volume":"18","author":"Pearson","year":"2007","journal-title":"IEEE Transactions on Neural Networks"},{"issue":"1\u20133","key":"10.1016\/j.parco.2013.04.010_b0030","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1016\/j.neucom.2006.11.029","article-title":"Challenges for large-scale implementations of spiking neural networks on FPGAs","volume":"71","author":"Maguire","year":"2007","journal-title":"Neurocomputing","ISSN":"https:\/\/2.zoppoz.workers.dev:443\/https\/id.crossref.org\/issn\/0925-2312","issn-type":"print"},{"issue":"2","key":"10.1016\/j.parco.2013.04.010_b0035","doi-asserted-by":"crossref","first-page":"152","DOI":"10.1016\/j.micpro.2010.08.005","article-title":"Scalable network-on-chip architecture for configurable neural networks","volume":"35","author":"Vainbrand","year":"2011","journal-title":"Microprocessors and Microsystems","ISSN":"https:\/\/2.zoppoz.workers.dev:443\/https\/id.crossref.org\/issn\/0141-9331","issn-type":"print"},{"key":"10.1016\/j.parco.2013.04.010_b0040","doi-asserted-by":"crossref","unstructured":"F. Morgan, S. Cawley, B. McGinley, S. Pande, L. McDaid, B. Glackin, J. Maher, J. Harkin, Exploring the evolution of NoC-based Spiking Neural Networks on FPGAs, in: International Conference on Field-Programmable Technology, 2009. FPT, 2009, pp. 300\u2013303.","DOI":"10.1109\/FPT.2009.5377663"},{"key":"10.1016\/j.parco.2013.04.010_b0045","doi-asserted-by":"crossref","first-page":"2:1","DOI":"10.1155\/2009\/908740","article-title":"A reconfigurable and biologically inspired paradigm for computation using network-on-chip and spiking neural networks","author":"Harkin","year":"2009","journal-title":"International Journal of Reconfigurable Computing","ISSN":"https:\/\/2.zoppoz.workers.dev:443\/https\/id.crossref.org\/issn\/1687-7195","issn-type":"print"},{"key":"10.1016\/j.parco.2013.04.010_b0050","doi-asserted-by":"crossref","first-page":"257","DOI":"10.1007\/s10710-011-9130-9","article-title":"Hardware spiking neural network prototyping and application","volume":"12","author":"Cawley","year":"2011","journal-title":"Genetic Programming and Evolvable Machines","ISSN":"https:\/\/2.zoppoz.workers.dev:443\/https\/id.crossref.org\/issn\/1389-2576","issn-type":"print"},{"key":"10.1016\/j.parco.2013.04.010_b0055","first-page":"1","article-title":"Modular neural tile architecture for compact embedded hardware spiking neural network","author":"Pande","year":"2013","journal-title":"Neural Processing Letters","ISSN":"https:\/\/2.zoppoz.workers.dev:443\/https\/id.crossref.org\/issn\/1370-4621","issn-type":"print"},{"key":"10.1016\/j.parco.2013.04.010_b0060","doi-asserted-by":"crossref","unstructured":"T. Bjerregaard, S. Mahadevan, A survey of research and practices of network-on-chip, ACM Computing Surveys 38 (1) (2006), ISSN 0360-0300.","DOI":"10.1145\/1132952.1132953"},{"key":"10.1016\/j.parco.2013.04.010_b0065","doi-asserted-by":"crossref","unstructured":"E. Salminen, A. Kulmala, T. Hamalainen, On network-on-chip comparison, in: 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, 2007. DSD, 2007, pp. 503\u2013510.","DOI":"10.1109\/DSD.2007.4341515"},{"key":"10.1016\/j.parco.2013.04.010_b0070","doi-asserted-by":"crossref","unstructured":"L. Benini, G. De Micheli, Powering networks on chips, in: Proceedings of the 14th International Symposium on System Synthesis, 2001, pp. 33\u201338.","DOI":"10.1145\/500001.500009"},{"issue":"1","key":"10.1016\/j.parco.2013.04.010_b0075","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.976921","article-title":"Networks on chips: a new SoC paradigm","volume":"35","author":"Benini","year":"2002","journal-title":"Computer","ISSN":"https:\/\/2.zoppoz.workers.dev:443\/https\/id.crossref.org\/issn\/0018-9162","issn-type":"print"},{"key":"10.1016\/j.parco.2013.04.010_b0080","unstructured":"M. Ehrlich, C. Mayr, H. Eisenreich, S. Henker, A. Srowig, A. Grubl, J. Schemmel, R. Schuffny, Wafer-scale VLSI implementations of pulse coupled neural networks, in: Proceedings of the International Conference on Sensors, Circuits and Instrumentation Systems, 2007."},{"key":"10.1016\/j.parco.2013.04.010_b0085","doi-asserted-by":"crossref","unstructured":"J. Schemmel, J. Fieres, K. Meier, Wafer-scale integration of analog neural networks, in: IEEE International Joint Conference on Neural Networks, 2008. IJCNN. (IEEE World Congress on Computational Intelligence), ISSN 1098-7576, 2008, pp. 431\u2013438.","DOI":"10.1109\/IJCNN.2008.4633828"},{"key":"10.1016\/j.parco.2013.04.010_b0090","doi-asserted-by":"crossref","unstructured":"S. Furber, A. Brown, Biologically-inspired massively-parallel architectures \u2013 computing beyond a million processors, in: Ninth International Conference on Application of Concurrency to System Design, 2009. ACSD\u201909, ISSN 1550-4808, 2009, pp. 3\u201312.","DOI":"10.1109\/ACSD.2009.17"},{"issue":"4","key":"10.1016\/j.parco.2013.04.010_b0095","doi-asserted-by":"crossref","first-page":"1050","DOI":"10.1109\/TNN.2006.875980","article-title":"Real-time computing platform for spiking neurons (RT-spike)","volume":"17","author":"Ros","year":"2006","journal-title":"IEEE Transactions on Neural Networks","ISSN":"https:\/\/2.zoppoz.workers.dev:443\/https\/id.crossref.org\/issn\/1045-9227","issn-type":"print"},{"issue":"5","key":"10.1016\/j.parco.2013.04.010_b0100","doi-asserted-by":"crossref","first-page":"211","DOI":"10.1016\/j.micpro.2004.08.012","article-title":"An FPGA platform for on-line topology exploration of spiking neural networks","volume":"29","author":"Upegui","year":"2005","journal-title":"Microprocessors and Microsystems","ISSN":"https:\/\/2.zoppoz.workers.dev:443\/https\/id.crossref.org\/issn\/0141-9331","issn-type":"print"},{"issue":"5","key":"10.1016\/j.parco.2013.04.010_b0105","doi-asserted-by":"crossref","first-page":"1472","DOI":"10.1109\/TNN.2007.891203","article-title":"Implementing spiking neural networks for real-time signal-processing and control applications: a model-validated fpga approach","volume":"18","author":"Pearson","year":"2007","journal-title":"IEEE Transactions on Neural Networks","ISSN":"https:\/\/2.zoppoz.workers.dev:443\/https\/id.crossref.org\/issn\/1045-9227","issn-type":"print"},{"key":"10.1016\/j.parco.2013.04.010_b0110","series-title":"Computational Intelligence and Bioinspired Systems","isbn-type":"print","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/11494669_68","article-title":"A novel approach for the implementation of large scale spiking neural networks on fpga hardware","volume":"vol. 3512","author":"Glackin","year":"2005","ISBN":"https:\/\/2.zoppoz.workers.dev:443\/https\/id.crossref.org\/isbn\/9783540262084"},{"issue":"1","key":"10.1016\/j.parco.2013.04.010_b0115","doi-asserted-by":"crossref","first-page":"253","DOI":"10.1109\/TNN.2006.883007","article-title":"Dynamically reconfigurable silicon array of spiking neurons with conductance-based synapses","volume":"18","author":"Vogelstein","year":"2007","journal-title":"IEEE Transactions on Neural Networks","ISSN":"https:\/\/2.zoppoz.workers.dev:443\/https\/id.crossref.org\/issn\/1045-9227","issn-type":"print"},{"key":"10.1016\/j.parco.2013.04.010_b0120","doi-asserted-by":"crossref","unstructured":"T. Theocharides, G. Link, N. Vijaykrishnan, M. Invin, V. Srikantam, A generic reconfigurable neural network architecture as a network on chip, in: SOC Conference, 2004. Proceedings. IEEE International, 2004, pp. 191\u2013194.","DOI":"10.1109\/SOCC.2004.1362404"},{"issue":"5","key":"10.1016\/j.parco.2013.04.010_b0125","doi-asserted-by":"crossref","first-page":"414","DOI":"10.1109\/MDT.2005.99","article-title":"\u00c6thereal network on chip: concepts, architectures, and implementations","volume":"22","author":"Goossens","year":"2005","journal-title":"IEEE Design Test of Computers","ISSN":"https:\/\/2.zoppoz.workers.dev:443\/https\/id.crossref.org\/issn\/0740-7475","issn-type":"print"},{"key":"10.1016\/j.parco.2013.04.010_b0130","doi-asserted-by":"crossref","unstructured":"M. Dall\u2019Osso, G. Biccari, L. Giovannini, D. Bertozzi, L. Benini, Xpipes: a latency insensitive parameterized network-on-chip architecture for multiprocessor SoCs, in: Proceedings of the 21st International Conference on Computer Design, 2003, ISSN 1063\u20136404, 2003, pp. 536\u2013539.","DOI":"10.1109\/ICCD.2003.1240952"},{"issue":"2\u20133","key":"10.1016\/j.parco.2013.04.010_b0135","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1016\/j.sysarc.2003.07.004","article-title":"QNoC: QoS architecture and design process for network on chip","volume":"50","author":"Bolotin","year":"2004","journal-title":"Journal of Systems Architecture","ISSN":"https:\/\/2.zoppoz.workers.dev:443\/https\/id.crossref.org\/issn\/1383-7621","issn-type":"print"},{"key":"10.1016\/j.parco.2013.04.010_b0140","doi-asserted-by":"crossref","unstructured":"D. Wiklund, D. Liu, SoCBUS: switched network on chip for hard real time embedded systems, in: Parallel and Distributed Processing Symposium, 2003. Proceedings. International, ISSN 1530\u20132075, 2003, pp. 8","DOI":"10.1109\/IPDPS.2003.1213180"},{"key":"10.1016\/j.parco.2013.04.010_b0145","series-title":"Proceedings of the 2009 3rd ACM\/IEEE International Symposium on Networks-on-Chip, NOCS\u201909","isbn-type":"print","doi-asserted-by":"crossref","first-page":"144","DOI":"10.1109\/NOCS.2009.5071462","article-title":"Connection-centric network for spiking neural networks","author":"Emery","year":"2009","ISBN":"https:\/\/2.zoppoz.workers.dev:443\/https\/id.crossref.org\/isbn\/9781424441426"},{"key":"10.1016\/j.parco.2013.04.010_b0150","series-title":"Proceedings of the 2nd International Workshop on Network on Chip Architectures, NoCArc\u201909","isbn-type":"print","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1145\/1645213.1645217","article-title":"Router microarchitecture and scalability of ring topology in on-chip networks","author":"Kim","year":"2009","ISBN":"https:\/\/2.zoppoz.workers.dev:443\/https\/id.crossref.org\/isbn\/9781605587745"},{"key":"10.1016\/j.parco.2013.04.010_b0155","series-title":"Principles and Practices of Interconnection Networks","isbn-type":"print","author":"Dally","year":"2003","ISBN":"https:\/\/2.zoppoz.workers.dev:443\/https\/id.crossref.org\/isbn\/0122007514"},{"issue":"24","key":"10.1016\/j.parco.2013.04.010_b0160","doi-asserted-by":"crossref","first-page":"12740","DOI":"10.1073\/pnas.94.24.12740","article-title":"Neural codes: firing rates and beyond","volume":"94","author":"Gerstner","year":"1997","journal-title":"Proceedings of the National Academy of Sciences"},{"key":"10.1016\/j.parco.2013.04.010_b0165","doi-asserted-by":"crossref","first-page":"520","DOI":"10.1038\/381520a0","article-title":"Speed of processing in the human visual system","volume":"381","author":"Thorpe","year":"1996","journal-title":"Nature"},{"key":"10.1016\/j.parco.2013.04.010_b0170","isbn-type":"print","author":"Rieke","year":"1999","ISBN":"https:\/\/2.zoppoz.workers.dev:443\/https\/id.crossref.org\/isbn\/0262681080"},{"key":"10.1016\/j.parco.2013.04.010_b0175","doi-asserted-by":"crossref","unstructured":"S. Pande, F. Morgan, S. Cawley, B. McGinley, S. Carrillo, J. Harkin, L. McDaid, EMBRACE-SysC for analysis of NoC-based Spiking Neural Network architectures, in: 2010 International Symposium on System on Chip (SoC), 2010, pp. 139\u2013145.","DOI":"10.1109\/ISSOC.2010.5625566"},{"issue":"6684","key":"10.1016\/j.parco.2013.04.010_b0180","doi-asserted-by":"crossref","first-page":"440","DOI":"10.1038\/30918","article-title":"Collective dynamics of \u2018small-world\u2019 networks","volume":"393","author":"Watts","year":"1998","journal-title":"Nature","ISSN":"https:\/\/2.zoppoz.workers.dev:443\/https\/id.crossref.org\/issn\/0028-0836","issn-type":"print"},{"issue":"6825","key":"10.1016\/j.parco.2013.04.010_b0185","doi-asserted-by":"crossref","first-page":"268","DOI":"10.1038\/35065725","article-title":"Exploring complex networks","volume":"410","author":"Strogatz","year":"2001","journal-title":"Nature","ISSN":"https:\/\/2.zoppoz.workers.dev:443\/https\/id.crossref.org\/issn\/0028-0836","issn-type":"print"},{"issue":"6\u20137","key":"10.1016\/j.parco.2013.04.010_b0190","doi-asserted-by":"crossref","first-page":"985","DOI":"10.1016\/S0893-6080(05)80155-8","article-title":"Design and evolution of modular neural network architectures","volume":"7","author":"Happel","year":"1994","journal-title":"Neural Networks","ISSN":"https:\/\/2.zoppoz.workers.dev:443\/https\/id.crossref.org\/issn\/0893-6080","issn-type":"print"},{"issue":"2","key":"10.1016\/j.parco.2013.04.010_b0195","doi-asserted-by":"crossref","first-page":"129","DOI":"10.1142\/S0129065799000125","article-title":"Modular neural networks a survey","volume":"9","author":"Auda","year":"1999","journal-title":"International Journal of Neural Systems"},{"key":"10.1016\/j.parco.2013.04.010_b0200","unstructured":"Ronco, P. Gawthrop, Modular neural networks: a state of the art, Rapport Technique CSC95026, vol. 1, Center of System and Control, University of Glasgow, 1995, pp. 1\u201322."}],"container-title":["Parallel Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S0167819113000549?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S0167819113000549?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T06:37:14Z","timestamp":1745995034000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/linkinghub.elsevier.com\/retrieve\/pii\/S0167819113000549"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":40,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2013,9]]}},"alternative-id":["S0167819113000549"],"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/j.parco.2013.04.010","relation":{},"ISSN":["0167-8191"],"issn-type":[{"value":"0167-8191","type":"print"}],"subject":[],"published":{"date-parts":[[2013,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Fixed latency on-chip interconnect for hardware spiking neural network architectures","name":"articletitle","label":"Article Title"},{"value":"Parallel Computing","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/j.parco.2013.04.010","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2013 Elsevier B.V. Published by Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}