{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T20:32:12Z","timestamp":1783715532837,"version":"3.55.0"},"reference-count":89,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2020,5]]},"DOI":"10.1016\/j.vlsi.2020.01.006","type":"journal-article","created":{"date-parts":[[2020,2,14]],"date-time":"2020-02-14T01:19:52Z","timestamp":1581643192000},"page":"148-162","update-policy":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":15,"special_numbering":"C","title":["Analysis of SRAM metrics for data dependent BTI degradation and process variability"],"prefix":"10.1016","volume":"72","author":[{"given":"Jani Babu","family":"Shaik","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sonal","family":"Singhal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nilesh","family":"Goel","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"key":"10.1016\/j.vlsi.2020.01.006_bib1","series-title":"International Technology Roadmap for Semiconductors 2.0","year":"2015"},{"key":"10.1016\/j.vlsi.2020.01.006_bib2","first-page":"114","article-title":"Craming more components onto integrated circuits","volume":"38","author":"Moore","year":"1965","journal-title":"Electronics"},{"key":"10.1016\/j.vlsi.2020.01.006_bib3","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1109\/6.591665","article-title":"Moore's Law: past , present , future","volume":"34","author":"Schaller","year":"1997","journal-title":"IEEE Spectr."},{"key":"10.1016\/j.vlsi.2020.01.006_bib4","doi-asserted-by":"crossref","first-page":"257","DOI":"10.1109\/JSSC.1974.1050511","article-title":"Design of ion-implanted small MOSFET \u2019 S dimensions with very","volume":"9","author":"Dennard","year":"1974","journal-title":"IEEE J. Solid State Circ."},{"key":"10.1016\/j.vlsi.2020.01.006_bib5","first-page":"70","volume":"12","author":"Intel\u2019s 45nm Cmos Technology","year":"2008","journal-title":"Intel Technol. J."},{"key":"10.1016\/j.vlsi.2020.01.006_bib6","doi-asserted-by":"crossref","first-page":"1537","DOI":"10.1109\/16.772508","article-title":"The impact of high-\u03ba gate dielectrics and metal gate electrodes on sub-100 nm MOSFETs","volume":"46","author":"Cheng","year":"1999","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.vlsi.2020.01.006_bib7","series-title":"IEEE\/ACM Int. Conf. Comput. Aided Des.","first-page":"1","article-title":"Design and CAD challenges in45nm CMOS and beyond","author":"Frank","year":"2006"},{"key":"10.1016\/j.vlsi.2020.01.006_bib8","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1149\/1.2911492","article-title":"Implementation of high-k\/metal gate in high-volume manufacturing","volume":"13","author":"Arghavani","year":"2008","journal-title":"ECS Trans."},{"key":"10.1016\/j.vlsi.2020.01.006_bib9","series-title":"IEEE Cust. Integr. Circuits Conf.","first-page":"379","article-title":", 45nm high-k + metal gate strain-enhanced CMOS transistors","author":"Auth","year":"2008"},{"key":"10.1016\/j.vlsi.2020.01.006_bib10","article-title":"Universality of NBTI - from devices to circuits and products","author":"Mahapatra","year":"2014","journal-title":"IEEE Int. Reliab. Phys. Symp."},{"key":"10.1016\/j.vlsi.2020.01.006_bib11","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1109\/TDMR.2009.2016954","article-title":"Reliability challenges for CMOS technology qualifications with hafnium oxide\/titanium nitride gate stacks","volume":"9","author":"Kerber","year":"2009","journal-title":"IEEE Trans. Device Mater. Reliab."},{"key":"10.1016\/j.vlsi.2020.01.006_bib12","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1016\/j.microrel.2005.02.001","article-title":"NBTI degradation: from physical mechanisms to modelling","volume":"46","author":"Huard","year":"2006","journal-title":"Microelectron. Reliab."},{"key":"10.1016\/j.vlsi.2020.01.006_bib13","doi-asserted-by":"crossref","first-page":"266","DOI":"10.1149\/1.2426565","article-title":"Characteristics of the surface-state charge (qss) of thermally oxidized silicon","volume":"114","author":"Deal","year":"1967","journal-title":"J.\u00a0Electrochem. Soc."},{"key":"10.1016\/j.vlsi.2020.01.006_bib14","doi-asserted-by":"crossref","first-page":"841","DOI":"10.1016\/j.microrel.2006.10.006","article-title":"Negative bias temperature instability: what do we understand?","volume":"47","author":"Schroder","year":"2007","journal-title":"Microelectron. Reliab."},{"key":"10.1016\/j.vlsi.2020.01.006_bib15","doi-asserted-by":"crossref","first-page":"853","DOI":"10.1016\/j.microrel.2006.10.012","article-title":"A\u00a0comprehensive model for PMOS NBTI degradation: recent progress","volume":"47","author":"Alam","year":"2007","journal-title":"Microelectron. Reliab."},{"key":"10.1016\/j.vlsi.2020.01.006_bib16","series-title":"IEEE Int. Electron Devices Meet","first-page":"14.4.1","article-title":"A\u00a0critical examination of the mechanics of dynamic NBTI for PMOSFETs","author":"Alam","year":"2003"},{"key":"10.1016\/j.vlsi.2020.01.006_bib17","series-title":"IEEE Int. Reliab. Phys. Symp. Proc.","article-title":"Technology scaling on high-K & metal-gate FinFET BTI reliability","author":"Lee","year":"2013"},{"key":"10.1016\/j.vlsi.2020.01.006_bib18","series-title":"IEEE Int. Reliab. Phys. Symp., CA","first-page":"287","article-title":"Reliability characterization of 32nm high-K and metal-gate logic transistor technology","author":"Pae","year":"2010"},{"key":"10.1016\/j.vlsi.2020.01.006_bib19","doi-asserted-by":"crossref","first-page":"901","DOI":"10.1109\/TED.2013.2238237","article-title":"A\u00a0comparative study of different physics-based NBTI models","volume":"60","author":"Mahapatra","year":"2013","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.vlsi.2020.01.006_bib20","series-title":"IEEE Int. Reliab. Phys. Symp.","first-page":"3B.4.1","article-title":"Time dependent variability in RMG-HKMG FinFETs\u00a0: impact of extraction scheme on stochastic NBTI","author":"Chaudhary","year":"2015"},{"key":"10.1016\/j.vlsi.2020.01.006_bib21","series-title":"Int. Reliab. Phys. Symp.","first-page":"196","article-title":"Dynamic NBTI OF PMOS transistors and its impact ON device lifetime","author":"Chen","year":"2003"},{"key":"10.1016\/j.vlsi.2020.01.006_bib22","series-title":"IEEE Int. Electron Devices Meet.","first-page":"441","article-title":"Fundamental aspects of HfO2-based high-k metal gate stack reliability and implications on tinv-scaling","author":"Cartier","year":"2011"},{"key":"10.1016\/j.vlsi.2020.01.006_bib23","series-title":"Annu. Proc. - Reliab. Phys.","first-page":"1","article-title":"On the physical mechanism of NBTI in silicon oxynitride p-MOSFETs: can differences in insulator processing conditions resolve the interface trap generation versus hole trapping controversy?","author":"Mahapatra","year":"2007"},{"key":"10.1016\/j.vlsi.2020.01.006_bib24","series-title":"Int. Reliab. Phys. Symp.","first-page":"352","article-title":"BTI reliability of 45nm high-k\/metal-gate process technology","author":"Pae","year":"2008"},{"key":"10.1016\/j.vlsi.2020.01.006_bib25","series-title":"IEEE Int. Integr. Reliab. Work. Final Rep.","first-page":"87","article-title":"Comparison between recoverable and permanent NBTI variability components","author":"Nouguier","year":"2016"},{"key":"10.1016\/j.vlsi.2020.01.006_bib26","first-page":"7","article-title":"The statistical analysis of individual defects constituting NBTI and its implications for modeling DC- and AC-stress","author":"Reisinger","year":"2010","journal-title":"IEEE Int. Reliab. Phys. Symp. Proc."},{"key":"10.1016\/j.vlsi.2020.01.006_bib27","doi-asserted-by":"crossref","first-page":"5942","DOI":"10.1007\/s11664-017-5575-9","article-title":"Influence of design and process parameters of 32-nm advanced-process high-k p-MOSFETs on negative-bias temperature instability and study of defects","volume":"46","author":"Alimin","year":"2017","journal-title":"J.\u00a0Electron. Mater."},{"key":"10.1016\/j.vlsi.2020.01.006_bib28","article-title":"On the frequency dependence of the bias temperature instability","author":"Grasser","year":"2012","journal-title":"IEEE Int. Reliab. Phys. Symp."},{"key":"10.1016\/j.vlsi.2020.01.006_bib29","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/IOLTS.2010.5560238","article-title":"Temperature dependence of NBTI induced delay","volume":"2010","author":"Khan","year":"2010","journal-title":"Proc. 2010 IEEE 16th Int. On-Line Test. Symp. IOLTS"},{"key":"10.1016\/j.vlsi.2020.01.006_bib30","doi-asserted-by":"crossref","first-page":"298","DOI":"10.1109\/LED.2007.893219","article-title":"Effects of measurement temperature on NBTI","volume":"28","author":"Zhang","year":"2007","journal-title":"IEEE Electron. Device Lett."},{"key":"10.1016\/j.vlsi.2020.01.006_bib31","doi-asserted-by":"crossref","first-page":"1178","DOI":"10.1016\/j.microrel.2008.06.018","article-title":"On the temperature dependence of NBTI recovery","volume":"48","author":"Aichinger","year":"2008","journal-title":"Microelectron. Reliab."},{"key":"10.1016\/j.vlsi.2020.01.006_bib32","series-title":"IEEE Int. Reliab. Phys. Symp.","first-page":"33","article-title":"A\u00a0two-stage model for negative bias temperature instability","author":"Grasser","year":"2009"},{"key":"10.1016\/j.vlsi.2020.01.006_bib33","series-title":"IEEE Int. Electron Devices Meet","first-page":"14.5.1","article-title":"NBTI impact on transistor and circuit: models, mechanisms and scaling effects [MOSFETs]","author":"Krishnan","year":"2003"},{"key":"10.1016\/j.vlsi.2020.01.006_bib34","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1109\/TVLSI.2008.2008810","article-title":"The impact of NBTI effect on combinational circuit: modeling, simulation, and analysis","volume":"18","author":"Wang","year":"2010","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"10.1016\/j.vlsi.2020.01.006_bib35","series-title":"IEEE Int. Reliab. Phys. Symp.","first-page":"6","article-title":"Usage-based degradation of SRAM arrays due to bias temperature instability","author":"Bansal","year":"2012"},{"key":"10.1016\/j.vlsi.2020.01.006_bib36","series-title":"Tech. Dig. - Int. Electron Devices Meet","first-page":"838","article-title":"A\u00a0novel physics-based variable NBTI simulation framework from small area devices to 6T-SRAM","author":"Naphade","year":"2013"},{"key":"10.1016\/j.vlsi.2020.01.006_bib37","series-title":"Bias Temperature Instability for Devices and Circuits","author":"Grasser","year":"2014"},{"key":"10.1016\/j.vlsi.2020.01.006_bib38","first-page":"1","article-title":"Bias temperature instability analysis of FinFET based SRAM cells","author":"Khan","year":"2014","journal-title":"Des. Autom. Test Eur. Conf. Exhib."},{"key":"10.1016\/j.vlsi.2020.01.006_bib39","doi-asserted-by":"crossref","first-page":"524","DOI":"10.1109\/TDMR.2007.910437","article-title":"Review and reexamination of reliability effects related to NBTI-induced statistical variations","volume":"7","author":"Rauch","year":"2007","journal-title":"IEEE Trans. Device Mater. Reliab."},{"key":"10.1016\/j.vlsi.2020.01.006_bib40","series-title":"Proc. 2003 Int. Symp. Low Power Electron. Des. 2003","first-page":"274","article-title":"Non redundant data cache","author":"Molina","year":"2003"},{"key":"10.1016\/j.vlsi.2020.01.006_bib41","series-title":"IEEE Int. Electron Devices Meet","first-page":"1","article-title":"Physical model of the impact of metal grain work function variability on emerging dual metal gate MOSFETs and its implication for SRAM reliability","author":"Zhang","year":"2009"},{"key":"10.1016\/j.vlsi.2020.01.006_bib42","series-title":"Symp. VLSI Technol. Dig. Tech. Pap.","first-page":"169","article-title":"Monte Carlo modeling of threshold variation due to dopant fluctuations","author":"Frank","year":"1999"},{"key":"10.1016\/j.vlsi.2020.01.006_bib43","doi-asserted-by":"crossref","first-page":"1538","DOI":"10.1109\/TED.2009.2020321","article-title":"Study of random-dopant-fluctuation (RDF) effects for the trigate bulk MOSFET","volume":"56","author":"Shin","year":"2009","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.vlsi.2020.01.006_bib44","series-title":"Eur. Solid-State Device Res. Conf.","first-page":"113","article-title":"Statistical variability in 14-nm node SOI FinFETs and its impact on corresponding 6T-SRAM cell design","author":"Wang","year":"2012"},{"key":"10.1016\/j.vlsi.2020.01.006_bib45","doi-asserted-by":"crossref","first-page":"1254","DOI":"10.1109\/TED.2003.813457","article-title":"Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness","volume":"50","author":"Asenov","year":"2003","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.vlsi.2020.01.006_bib46","doi-asserted-by":"crossref","first-page":"1837","DOI":"10.1109\/TED.2003.815862","article-title":"Simulation of intrinsic parameter fluctuations in decananometer and nanometer-scale MOSFETs","volume":"50","author":"Asenov","year":"2003","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.vlsi.2020.01.006_bib47","first-page":"103","article-title":"Statistical variability and reliability in nanoscale FinFETs","author":"Wang","year":"2011","journal-title":"Tech. Dig. - Int. Electron Dev. Meet. IEDM."},{"key":"10.1016\/j.vlsi.2020.01.006_bib48","first-page":"156","article-title":"Analyses of 5\u03c3 vthfluctuation in 65nm-MOSFETs using takeuchi plot","author":"Tsunomura","year":"2008","journal-title":"Dig. Tech. Pap. - Symp. VLSI Technol."},{"key":"10.1016\/j.vlsi.2020.01.006_bib49","series-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"Weste","year":"2011"},{"key":"10.1016\/j.vlsi.2020.01.006_bib50","doi-asserted-by":"crossref","first-page":"108","DOI":"10.1007\/s10825-010-0336-5","article-title":"Random variability modeling and its impact on scaled CMOS circuits","volume":"9","author":"Ye","year":"2010","journal-title":"J.\u00a0Comput. Electron."},{"key":"10.1016\/j.vlsi.2020.01.006_bib51","doi-asserted-by":"crossref","first-page":"748","DOI":"10.1109\/JSSC.1987.1052809","article-title":"Static-noise margin analysis of MOS SRAM cells","volume":"22","author":"Seevinck","year":"1987","journal-title":"IEEE J. Solid State Circ."},{"key":"10.1016\/j.vlsi.2020.01.006_bib52","first-page":"659","article-title":"Fluctuation limits & scaling opportunities for CMOS SRAM cells","author":"Bhavnagarwala","year":"2005","journal-title":"IEDM Tech. Dig."},{"key":"10.1016\/j.vlsi.2020.01.006_bib53","series-title":"CMOS SRAM Cell with Pfet Passgate Devices","author":"Wong","year":"2002"},{"key":"10.1016\/j.vlsi.2020.01.006_bib54","first-page":"21","article-title":"SRAM cell design for stability methodology","author":"Wann","year":"2005","journal-title":"IEEE VLSI-TSA Int. Symp. VLSI Technol."},{"key":"10.1016\/j.vlsi.2020.01.006_bib55","series-title":"IEEE Int. SOI Conf. Proc.","first-page":"105","article-title":"FinFET SRAM with enhanced read\/write margins","author":"Carlson","year":"2006"},{"key":"10.1016\/j.vlsi.2020.01.006_bib56","doi-asserted-by":"crossref","first-page":"2577","DOI":"10.1109\/JSSC.2006.883344","article-title":"Read stability and write-ability analysis of SRAM cells for nanometer technologies","volume":"41","author":"Grossar","year":"2006","journal-title":"IEEE J. Solid State Circ."},{"key":"10.1016\/j.vlsi.2020.01.006_bib57","series-title":"IEEE Symp. VLSI Circuits, Dig. Tech. Pap.","first-page":"42","article-title":"Large-scale read\/write margin measurement in 45nm CMOS SRAM arrays","author":"Guo","year":"2008"},{"key":"10.1016\/j.vlsi.2020.01.006_bib58","doi-asserted-by":"crossref","first-page":"3174","DOI":"10.1109\/JSSC.2009.2032698","article-title":"Large-scale SRAM variability characterization in 45 nm CMOS","volume":"44","author":"Guo","year":"2009","journal-title":"IEEE J. Solid State Circ."},{"key":"10.1016\/j.vlsi.2020.01.006_bib59","series-title":"IEEE Int. Solid-State Circuits Conf. Dig. Tech. Pap.","first-page":"222","article-title":"A\u00a020ns 64K CMOS SRAM_1.pdf","author":"Minato","year":"1984"},{"key":"10.1016\/j.vlsi.2020.01.006_bib60","series-title":"CMOS Memory Circuits","author":"Haraszti","year":"2000"},{"key":"10.1016\/j.vlsi.2020.01.006_bib61","series-title":"CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies","author":"Pavlov","year":"2008"},{"key":"10.1016\/j.vlsi.2020.01.006_bib62","series-title":"Low Power and Reliable SRAM Memory Cell and Array Design","author":"Ishibashi","year":"2011"},{"key":"10.1016\/j.vlsi.2020.01.006_bib63","doi-asserted-by":"crossref","first-page":"658","DOI":"10.1109\/4.913744","article-title":"The impact of intrinsic device fluctuations on CMOS SRAM cell stability","volume":"36","author":"Bhavnagarwala","year":"2001","journal-title":"IEEE J. Solid State Circ."},{"key":"10.1016\/j.vlsi.2020.01.006_bib64","series-title":"Int. Symp. Qual. Electron. Des. ISQED","first-page":"210","article-title":"Impact of NBTI on SRAM read stability and design for reliability","author":"Kumar","year":"2006"},{"key":"10.1016\/j.vlsi.2020.01.006_bib65","series-title":"IEEE Int. Reliab. Phys. Symp. Proc.","first-page":"274","article-title":"Impact of NBTI induced statistical variation to SRAM cell stability","author":"La Rosa","year":"2006"},{"key":"10.1016\/j.vlsi.2020.01.006_bib66","doi-asserted-by":"crossref","first-page":"1770","DOI":"10.1109\/TCAD.2007.896317","article-title":"Impact of negative-bias temperature instability in nanoscale SRAM array: modeling and analysis","volume":"26","author":"Kang","year":"2007","journal-title":"IEEE Trans. Comput. Des. Integr. Circuits Syst."},{"key":"10.1016\/j.vlsi.2020.01.006_bib67","doi-asserted-by":"crossref","first-page":"642","DOI":"10.1016\/j.microrel.2009.03.016","article-title":"Impacts of NBTI and PBTI on SRAM static\/dynamic noise margins and cell failure probability","volume":"49","author":"Bansal","year":"2009","journal-title":"Microelectron. Reliab."},{"key":"10.1016\/j.vlsi.2020.01.006_bib68","doi-asserted-by":"crossref","first-page":"740","DOI":"10.1109\/LED.2011.2136316","article-title":"Impact of NBTI\/PBTI on SRAM stability degradation","volume":"32","author":"Cheng","year":"2011","journal-title":"IEEE Electron. Device Lett."},{"key":"10.1016\/j.vlsi.2020.01.006_bib69","series-title":"IEEE Int. Reliab. Phys. Symp. Proc.","article-title":"Impact of time-zero and NBTI variability on sub-20nm FinFET based SRAM at low voltages","author":"Goel","year":"2015"},{"key":"10.1016\/j.vlsi.2020.01.006_bib70","first-page":"100","article-title":"BTI analysis of SRAM write driver","author":"Agbo","year":"2015","journal-title":"Int. Des. Test Symp. IDT"},{"key":"10.1016\/j.vlsi.2020.01.006_bib71","first-page":"4","article-title":"BTI impact on SRAM sense amplifier","author":"Agbo","year":"2013","journal-title":"IEEE Des. Test Symp. IDT"},{"key":"10.1016\/j.vlsi.2020.01.006_bib72","doi-asserted-by":"crossref","first-page":"1444","DOI":"10.1109\/TVLSI.2016.2643618","article-title":"Integral impact of BTI, PVT variation, and workload on SRAM sense amplifier","volume":"25","author":"Agbo","year":"2017","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"10.1016\/j.vlsi.2020.01.006_bib73","doi-asserted-by":"crossref","first-page":"158","DOI":"10.1016\/j.microrel.2018.05.011","article-title":"Impact and mitigation of SRAM read path aging","volume":"87","author":"Agbo","year":"2018","journal-title":"Microelectron. Reliab."},{"key":"10.1016\/j.vlsi.2020.01.006_bib74","doi-asserted-by":"crossref","first-page":"3464","DOI":"10.1109\/TVLSI.2017.2746798","article-title":"Impact and mitigation of sense amplifier aging degradation using realistic workloads","volume":"25","author":"Kraak","year":"2017","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"10.1016\/j.vlsi.2020.01.006_bib75","first-page":"342","article-title":"Impact of transistor aging effects on sense amplifier reliability in nano-scale CMOS","author":"Menchaca","year":"2012","journal-title":"Int. Symp. Qual. Electron. Des. ISQED."},{"key":"10.1016\/j.vlsi.2020.01.006_bib76","doi-asserted-by":"crossref","first-page":"146","DOI":"10.1109\/JSSC.2005.859025","article-title":"A\u00a03-GHz 70-mb SRAM in 65-nm CMOS technology with integrated column-based dynamic power supply","volume":"41","author":"Zhang","year":"2006","journal-title":"IEEE J. Solid State Circ."},{"key":"10.1016\/j.vlsi.2020.01.006_bib77","series-title":"Symp. VLSI Technol. Dig. Tech. Pap","first-page":"65","article-title":"A\u00a0functional 0.69 \u03bcm\/sup 2\/embedded 6T-SRAM bit cell for 65 nm CMOS platform","author":"Arnaud","year":"2003"},{"key":"10.1016\/j.vlsi.2020.01.006_bib78","series-title":"Symp. VLSI Circuits, 2006. Dig. Tech. Pap.","first-page":"17","article-title":"A\u00a065 nm SoC embedded 6T-SRAM design for manufacturing with read and write cell stabilizing circuits","author":"Ohbayashi","year":"2006"},{"key":"10.1016\/j.vlsi.2020.01.006_bib79","article-title":"Redefinition of write margin for next-generation SRAM and write-margin monitoring circuit","author":"Takeda","year":"2006","journal-title":"IEEE Int. Solid State Circuits Conf. - Dig. Tech. Pap."},{"key":"10.1016\/j.vlsi.2020.01.006_bib80","doi-asserted-by":"crossref","first-page":"136","DOI":"10.1109\/TSM.2017.2772341","article-title":"Compact analytical model to extract write static noise margin (WSNM) for SRAM cell at 45-nm and 65-nm nodes","volume":"31","author":"Ruchi","year":"2018","journal-title":"IEEE Trans. Semicond. Manuf."},{"key":"10.1016\/j.vlsi.2020.01.006_bib81","series-title":"9th Int. Conf. Solid-State Integr. Technol.","first-page":"448","article-title":"Critical current (ICRIT) based SPICE model extraction for SRAM cell","author":"Chen","year":"2008"},{"key":"10.1016\/j.vlsi.2020.01.006_bib82","series-title":"Int. Conf. Microelectron.","first-page":"1","article-title":"Comparative study of current mode and voltage mode sense amplifier used for 28nm SRAM","author":"Mohammad","year":"2012"},{"key":"10.1016\/j.vlsi.2020.01.006_bib83","doi-asserted-by":"crossref","first-page":"491","DOI":"10.1016\/j.microrel.2013.12.017","article-title":"A\u00a0comprehensive modeling framework for gate stack process dependence of DC and AC NBTI in SiON and HKMG p-MOSFETs","volume":"54","author":"Goel","year":"2014","journal-title":"Microelectron. Reliab."},{"key":"10.1016\/j.vlsi.2020.01.006_bib84","series-title":"IEEE Transactions on Electron Devices","first-page":"4038","article-title":"A\u00a0comparative study of NBTI and PBTI using different experimental techniques","volume":"vol. 63","author":"Mukhopadhyay","year":"2016"},{"key":"10.1016\/j.vlsi.2020.01.006_bib85","first-page":"1","article-title":"A\u00a0comprehensive AC\/DC NBTI model: stress, recovery, frequency, duty cycle and process dependence","author":"Desai","year":"2013","journal-title":"IEEE Int. Reliab. Phys. Symp. Proc."},{"key":"10.1016\/j.vlsi.2020.01.006_bib86","doi-asserted-by":"crossref","first-page":"244","DOI":"10.1016\/j.microrel.2017.12.035","article-title":"Controversial issues in negative bias temperature instability, Microelectron","volume":"81","author":"Stathis","year":"2018","journal-title":"Reliab"},{"key":"10.1016\/j.vlsi.2020.01.006_bib87","series-title":"Fundamentals of Bias Temperature Instability in MOS Transistors","author":"Mahapatra","year":"2016"},{"key":"10.1016\/j.vlsi.2020.01.006_bib88","series-title":"IEEE Int. Reliab. Phys. Symp. Proc.","first-page":"4","article-title":"DC\/AC BTI variability of SRAM circuits simulated using a physics-based compact model","author":"Naphade","year":"2014"},{"key":"10.1016\/j.vlsi.2020.01.006_bib89","series-title":"IEEE Int. Reliab. Phys. Symp. Proc.","first-page":"1","article-title":"Bias temperature instability variation on SiON\/Poly, HK\/MG and trigate architectures","author":"Prasad","year":"2014"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S0167926019304249?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S0167926019304249?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T09:27:06Z","timestamp":1759138026000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926019304249"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5]]},"references-count":89,"alternative-id":["S0167926019304249"],"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/j.vlsi.2020.01.006","relation":{},"ISSN":["0167-9260"],"issn-type":[{"value":"0167-9260","type":"print"}],"subject":[],"published":{"date-parts":[[2020,5]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Analysis of SRAM metrics for data dependent BTI degradation and process variability","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/j.vlsi.2020.01.006","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2020 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}