{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T07:55:15Z","timestamp":1761897315043,"version":"3.44.0"},"reference-count":43,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/www.elsevier.com\/legal\/tdmrep-license"}],"funder":[{"DOI":"10.13039\/501100006011","name":"Babol Noshirvani University of Technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100006011","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2020,11]]},"DOI":"10.1016\/j.vlsi.2020.06.006","type":"journal-article","created":{"date-parts":[[2020,6,26]],"date-time":"2020-06-26T08:39:05Z","timestamp":1593160745000},"page":"52-62","update-policy":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":17,"special_numbering":"C","title":["Design space exploration of low-power flip-flops in FinFET technology"],"prefix":"10.1016","volume":"75","author":[{"given":"Ehsan","family":"Mahmoodi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Morteza","family":"Gholipour","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"year":"2008","series-title":"FinFETs and Other Multi-Gate Transistors","author":"Colinge","key":"10.1016\/j.vlsi.2020.06.006_bib1"},{"key":"10.1016\/j.vlsi.2020.06.006_bib2","article-title":"FinFET benefits, drawbacks and challenges","author":"Bhole","year":"2013","journal-title":"Int. J. Eng. Sci. Res. Technol. (IJESRT)"},{"issue":"3","key":"10.1016\/j.vlsi.2020.06.006_bib3","doi-asserted-by":"crossref","first-page":"259","DOI":"10.1109\/5.915374","article-title":"Device scaling limits of Si MOSFETs and their application dependencies","volume":"89","author":"Frank","year":"2001","journal-title":"Proc. IEEE"},{"key":"10.1016\/j.vlsi.2020.06.006_bib4","series-title":"Proceedings of the 2005 IEEE\/ACM International Conference on Computer-Aided Design, IEEE Computer Society","article-title":"FinFETs for nanoscale CMOS digital integrated circuits","author":"King","year":"2005"},{"key":"10.1016\/j.vlsi.2020.06.006_bib5","doi-asserted-by":"crossref","first-page":"97","DOI":"10.1016\/j.vlsi.2018.11.007","article-title":"FinFET CMOS logic gates with non-volatile states for reconfigurable computing systems","volume":"65","author":"Chiang","year":"2019","journal-title":"Integrat. VLSI J."},{"key":"10.1016\/j.vlsi.2020.06.006_bib6","series-title":"FinFET Circuit Design,\u201d Nanoelectronic Circuit Design","first-page":"23","author":"Mishra","year":"2011"},{"issue":"4","key":"10.1016\/j.vlsi.2020.06.006_bib7","doi-asserted-by":"crossref","first-page":"820","DOI":"10.1109\/TCAD.2017.2729460","article-title":"Compact modeling to device- and circuit-level evaluation of flexible TMD field-effect transistors","volume":"37","author":"Gholipour","year":"2018","journal-title":"IEEE Trans. Comput. Aided Des. Integrated Circ. Syst."},{"issue":"6","key":"10.1016\/j.vlsi.2020.06.006_bib8","first-page":"650","article-title":"Analytical SPICE-compatible model of Schottky-Barrier-Type GNRFETs with performance analysis","volume":"14","author":"Gholipour","year":"2015","journal-title":"IEEE Trans. Nanotechnol."},{"key":"10.1016\/j.vlsi.2020.06.006_bib9","series-title":"DAC Design Automation Conference 2012","first-page":"283","article-title":"Exploring sub-20nm FinFET design with predictive technology models","author":"Sinha","year":"2012"},{"key":"10.1016\/j.vlsi.2020.06.006_bib10","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1016\/j.vlsi.2015.04.003","article-title":"\u201cNBTI alleviation on FinFET-made GPUs by utilizing device heterogeneity","volume":"51","author":"Zhang","year":"2015","journal-title":"Integrat. VLSI J."},{"issue":"4","key":"10.1016\/j.vlsi.2020.06.006_bib11","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1149\/1.3117391","article-title":"Advanced FinFET devices for sub-32 nm technology nodes: characteristics and integration challenges","volume":"19","author":"Veloso","year":"2009","journal-title":"ECS Trans."},{"key":"10.1016\/j.vlsi.2020.06.006_bib12","series-title":"Solid-State and Integrated Circuit Technology (ICSICT) 2014 12th IEEE International Conference","first-page":"1","article-title":"Design of D flip-flops with low power-delay product based on FinFET","author":"Liao","year":"2014"},{"key":"10.1016\/j.vlsi.2020.06.006_bib13","doi-asserted-by":"crossref","first-page":"224","DOI":"10.1016\/j.vlsi.2017.09.010","article-title":"An energy and area efficient 4: 2 compressor based on FinFETs","volume":"60","author":"Arasteh","year":"2018","journal-title":"Integrat. VLSI J."},{"key":"10.1016\/j.vlsi.2020.06.006_bib14","first-page":"160","volume":"60","author":"Karimi","year":"2018"},{"key":"10.1016\/j.vlsi.2020.06.006_bib15","series-title":"FinFET SRAM Design,\u201d Nanoelectronic Circuit Design","first-page":"55","author":"Joshi","year":"2011"},{"key":"10.1016\/j.vlsi.2020.06.006_bib16","doi-asserted-by":"crossref","first-page":"128","DOI":"10.1016\/j.vlsi.2018.11.011","article-title":"Highly stable, low power FinFET SRAM cells with exploiting dynamic back-gate biasing","volume":"65","author":"Bagheriye","year":"2019","journal-title":"Integrat. VLSI J."},{"issue":"2","key":"10.1016\/j.vlsi.2020.06.006_bib17","first-page":"553","article-title":"Multi-level design influences on robustness evaluation of 7nm FinFET technology","volume":"67","author":"Brendler","year":"2020","journal-title":"IEEE Trans. Circ. Syst. I: Regul. Pap."},{"key":"10.1016\/j.vlsi.2020.06.006_bib18","series-title":"2019 IFIP\/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)","first-page":"88","article-title":"Minimum energy FinFET schmitt trigger design considering process variability","author":"Moraes","year":"2019"},{"year":"2016","series-title":"Flip-Flop Design in Nanometer CMOS","author":"Alioto","key":"10.1016\/j.vlsi.2020.06.006_bib19"},{"key":"10.1016\/j.vlsi.2020.06.006_bib20","series-title":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","first-page":"45","article-title":"FinFET cells with different transistor sizing techniques against PVT variations,","author":"Zimpeck","year":"2016"},{"key":"10.1016\/j.vlsi.2020.06.006_bib21","series-title":"2013 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","first-page":"444","article-title":"Joint sizing and adaptive independent gate control for FinFET circuits operating in multiple voltage regimes using the logical effort method","author":"Lin","year":"2013"},{"issue":"7","key":"10.1016\/j.vlsi.2020.06.006_bib22","first-page":"1583","article-title":"General strategies to design nanometer flip-flops in the energy-delay space","volume":"57","author":"Alioto","year":"2009","journal-title":"IEEE Trans. Circ. Syst. I: Regul. Pap."},{"year":"1999","series-title":"Logical Effort: Designing Fast CMOS Circuits","author":"Sutherland","key":"10.1016\/j.vlsi.2020.06.006_bib23"},{"issue":"8","key":"10.1016\/j.vlsi.2020.06.006_bib24","first-page":"634","article-title":"Delay estimation and sizing of CMOS logic using logical effort with slope correction","volume":"56","author":"Wang","year":"2009","journal-title":"IEEE Trans. Circ. Syst. II: Express Briefs"},{"key":"10.1016\/j.vlsi.2020.06.006_bib25","series-title":"Proceedings of the 12th ACM Great Lakes Symposium on VLSI","article-title":"Energy-delay efficiency of VLSI computations","author":"P\u00e9nzes","year":"2002"},{"key":"10.1016\/j.vlsi.2020.06.006_bib26","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1016\/j.microrel.2018.05.016","article-title":"Modeling and analysis of single-event transient sensitivity of a 65 nm clock tree","volume":"87","author":"Li","year":"2018","journal-title":"Microelectron. Reliab."},{"key":"10.1016\/j.vlsi.2020.06.006_bib27","series-title":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","first-page":"1","article-title":"An ultra-low-power true single-phase clocking flip-flop with improved hold time variation using logic structure reduction scheme","author":"Tsai","year":"2018"},{"key":"10.1016\/j.vlsi.2020.06.006_bib28","series-title":"2017 2nd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT)","first-page":"172","article-title":"Design of a D flip flop for optimization of power dissipation using GDI technique,","author":"Aparna","year":"2017"},{"key":"10.1016\/j.vlsi.2020.06.006_bib29","series-title":"2018 IEEE 8th Annual Computing and Communication Workshop and Conference (CCWC), Las Vegas, NV","first-page":"421","article-title":"Performance optimization in flip flop circuit design","author":"NathSaha","year":"2018"},{"issue":"1","key":"10.1016\/j.vlsi.2020.06.006_bib30","doi-asserted-by":"crossref","first-page":"245","DOI":"10.1109\/TCAD.2017.2698025","article-title":"Clock network optimization with multibit flip-flop generation considering multicorner multimode timing constraint","volume":"37","author":"Lee","year":"2018","journal-title":"IEEE Trans. Comput. Aided Des. Integrated Circ. Syst."},{"issue":"9","key":"10.1016\/j.vlsi.2020.06.006_bib31","doi-asserted-by":"crossref","first-page":"1060","DOI":"10.1109\/TVLSI.2007.902211","article-title":"Activity-sensitive flip-flop and latch selection for reduced energy","volume":"15","author":"Heo","year":"2007","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"10.1016\/j.vlsi.2020.06.006_bib32","series-title":"IEEE International Symposium on Circuits and Systems, IEEE, 2006 (ISCAS 2006)","first-page":"4329","article-title":"Energy-efficient adaptive clocking dual edge sense-amplifier flip-flop","author":"Liu","year":"2006"},{"issue":"5","key":"10.1016\/j.vlsi.2020.06.006_bib33","doi-asserted-by":"crossref","first-page":"477","DOI":"10.1109\/TVLSI.2004.826192","article-title":"High-performance and low-power conditional discharge flip-flop","volume":"12","author":"Zhao","year":"2004","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"year":"2015","series-title":"CMOS VLSI Design: a Circuits and Systems Perspective","author":"Weste","key":"10.1016\/j.vlsi.2020.06.006_bib34"},{"key":"10.1016\/j.vlsi.2020.06.006_bib35","unstructured":"D. Markovic, J. W. Tschanz, and Vivek K. De, \u201cTransmission-gate based flip-flop,\u201d U.S. Patent No. 6,642,765. 4 Nov. 2003."},{"key":"10.1016\/j.vlsi.2020.06.006_bib36","series-title":"ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No. 01TH8581)","article-title":"Analysis and design of low-energy flip-flops","author":"Markovic","year":"2001"},{"issue":"1","key":"10.1016\/j.vlsi.2020.06.006_bib37","doi-asserted-by":"crossref","first-page":"94","DOI":"10.1109\/92.820765","article-title":"High-performance energy-efficient D-flip-flop circuits","volume":"8","author":"Ko","year":"2000","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"1","key":"10.1016\/j.vlsi.2020.06.006_bib38","doi-asserted-by":"crossref","first-page":"256","DOI":"10.1109\/JSSC.2005.859893","article-title":"A\u00a0110 GOPS\/W 16-bit multiplier and reconfigurable PLA loop in 90-nm CMOS","volume":"41","author":"Hsu","year":"2005","journal-title":"IEEE J. Solid State Circ."},{"issue":"6","key":"10.1016\/j.vlsi.2020.06.006_bib39","doi-asserted-by":"crossref","first-page":"462","DOI":"10.1109\/JSSC.1973.1050440","article-title":"Clocked CMOS calculator circuitry","volume":"SC-8","author":"Suzuki","year":"1973","journal-title":"IEEE J. Solid State Circ."},{"key":"10.1016\/j.vlsi.2020.06.006_bib40","first-page":"1","article-title":"Back to the future: digital circuit design in the FinFET era","volume":"13","author":"Guo","year":"2017","journal-title":"J.\u00a0Low Power Electron."},{"key":"10.1016\/j.vlsi.2020.06.006_bib41","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1016\/j.microrel.2016.12.012","article-title":"Aging comparative analysis of high-performance FinFET and CMOS flip-flops","volume":"69","author":"Taghipour","year":"2017","journal-title":"Microelectron. Reliab."},{"year":"2012","series-title":"Predictive Technology Model (PTM)","key":"10.1016\/j.vlsi.2020.06.006_bib42"},{"key":"10.1016\/j.vlsi.2020.06.006_bib43","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1016\/j.mejo.2016.04.006","article-title":"A\u00a07-nm FinFET predictive process design kit","volume":"53","author":"Clark","year":"2016","journal-title":"Microelectron. J."}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S0167926020302546?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S0167926020302546?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T09:26:25Z","timestamp":1759137985000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926020302546"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11]]},"references-count":43,"alternative-id":["S0167926020302546"],"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/j.vlsi.2020.06.006","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[2020,11]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Design space exploration of low-power flip-flops in FinFET technology","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1016\/j.vlsi.2020.06.006","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2020 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}