{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,15]],"date-time":"2025-07-15T03:24:19Z","timestamp":1752549859361},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[1997,1,1]],"date-time":"1997-01-01T00:00:00Z","timestamp":852076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[1997]]},"DOI":"10.1109\/54.632880","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T18:32:16Z","timestamp":1030213936000},"page":"42-51","source":"Crossref","is-referenced-by-count":12,"title":["Interface design for core-based systems"],"prefix":"10.1109","volume":"14","author":[{"given":"V.K.","family":"Madisetti","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Lan Shen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"bibd40426","author":"kono","year":"1993","journal-title":"Automatic Verification of Interval Temporal Logic"},{"key":"bibd40425","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1985.1662795"},{"key":"bibd40424","author":"moszkowski","year":"1986","journal-title":"Executing Temporal Logic Programs"},{"key":"bibd40423","author":"clarke","year":"1996","journal-title":"Formal Methods State of the Art and Future Directions"},{"key":"bibd40429","doi-asserted-by":"crossref","first-page":"518","DOI":"10.1109\/TSE.1987.233197","article-title":"a test design methodology for protocol testing","volume":"se 13","author":"sarikaya","year":"1987","journal-title":"IEEE Transactions on Software Engineering"},{"key":"bibd40428","doi-asserted-by":"publisher","DOI":"10.1109\/12.475126"},{"key":"bibd40427","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1992.205958"},{"key":"bibd40421","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1411-0","author":"romdhane","year":"1996","journal-title":"Quick-Turnaround ASIC Design in VHDL"},{"key":"bibd40422","doi-asserted-by":"publisher","DOI":"10.1109\/52.391826"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/xplorestaging.ieee.org\/ielx3\/54\/13735\/00632880.pdf?arnumber=632880","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:09:15Z","timestamp":1638216555000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/ieeexplore.ieee.org\/document\/632880\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997]]},"references-count":9,"journal-issue":{"issue":"4"},"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1109\/54.632880","relation":{},"ISSN":["0740-7475"],"issn-type":[{"value":"0740-7475","type":"print"}],"subject":[],"published":{"date-parts":[[1997]]}}}