{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:58:48Z","timestamp":1759147128255},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/cit.2012.146","type":"proceedings-article","created":{"date-parts":[[2013,1,4]],"date-time":"2013-01-04T18:25:25Z","timestamp":1357323925000},"page":"700-705","source":"Crossref","is-referenced-by-count":1,"title":["Modeling and Performance Analysis of Network on Chip Based on Improved Asymmetric Multi-channel Router"],"prefix":"10.1109","author":[{"given":"Xianglong","family":"Ren","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deyuan","family":"Gao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoya","family":"Fan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianfeng","family":"An","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tao","family":"Yao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"166","article-title":"Network on Chip: An architecture for billion transistor era","author":"hemani","year":"2000","journal-title":"Proc IEEE NORCHIP"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998307"},{"key":"10","first-page":"879","article-title":"Virtual Channels Planning for Networks-on-Chip","author":"ting-chun","year":"2007","journal-title":"7th International Symposium on Quality Electronic Design (ISQED 06)"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1132952.1132953"},{"key":"6","first-page":"563","article-title":"An accurate and efficient performance analysis approach based on queuing model for network on chip","author":"mingche","year":"2009","journal-title":"IEEE\/ACM International Conference on Computer-Aided Design(ICCAD 2009)"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382601"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364440"},{"key":"8","first-page":"2919","article-title":"System-Level Buffer Allocation for Application-Specific Networks-on-Chip Router Design","author":"jingcao","year":"2006","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1404371.1404420"},{"key":"12","first-page":"1","article-title":"Efficient link capacity and QoS design for wormhole network-on-chip","author":"guz","year":"2006","journal-title":"Proc of DATE Conf"}],"event":{"name":"2012 IEEE 12th International Conference on Computer and Information Technology (CIT)","start":{"date-parts":[[2012,10,27]]},"location":"Chengdu, Sichuan, China","end":{"date-parts":[[2012,10,29]]}},"container-title":["2012 IEEE 12th International Conference on Computer and Information Technology"],"original-title":[],"link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/xplorestaging.ieee.org\/ielx5\/6389881\/6391864\/06391983.pdf?arnumber=6391983","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T13:21:23Z","timestamp":1490188883000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/ieeexplore.ieee.org\/document\/6391983\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":12,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1109\/cit.2012.146","relation":{},"subject":[],"published":{"date-parts":[[2012,10]]}}}