{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:06:54Z","timestamp":1729620414822,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2000.840841","type":"proceedings-article","created":{"date-parts":[[2002,11,7]],"date-time":"2002-11-07T15:11:41Z","timestamp":1036681901000},"page":"560-566","source":"Crossref","is-referenced-by-count":1,"title":["Efficient resource arbitration in reconfigurable computing environments"],"prefix":"10.1109","author":[{"given":"I.","family":"Ouaiss","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Vemuri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"The Programmable Logic Data Book","year":"1998","key":"17"},{"key":"15","article-title":"System-synthesis using hardware \/ software codesign","author":"steinhausen","year":"1993","journal-title":"International Workshop on Hardware-Software Co-Design"},{"year":"0","key":"16"},{"journal-title":"Digital Integrated Cicuits A Design Perspective","year":"1996","author":"rabaey","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/54.82034"},{"year":"0","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1993.279469"},{"journal-title":"Reconfigurable Interconnect Peripheral Processor (RIPP10)","year":"0","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707888"},{"journal-title":"Operating System Concepts","year":"1994","author":"silberschatz","key":"1"},{"key":"10","first-page":"31","article-title":"An integrated partitioning and synthesis system for dynamically reconfigurable multi-FPGA architectures","author":"ouaiss","year":"1998","journal-title":"Proceedings of the 5th Reconfigurable Architectures Workshop"},{"journal-title":"High-Level Synthesis Introduction to Chip and System Design","year":"1992","author":"gajski","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707878"},{"key":"5","doi-asserted-by":"crossref","first-page":"666","DOI":"10.1145\/359576.359585","article-title":"Communicating sequential processes","volume":"21","author":"hoare","year":"1978","journal-title":"ACM Communications"},{"journal-title":"IEEE Workshop on FPGAs for Custom Computing Machines","article-title":"Field programmable gate array based reconfigurable preprocessor","year":"1994","key":"4"},{"key":"9","article-title":"A unified specificationmodel of concurrency and coordination for synthesis from VHDL","author":"ouaiss","year":"1998","journal-title":"Proceedings of the 4th International Conference on Information Systems Analysis and Synthesis"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/43.739060"}],"event":{"name":"Meeting on Design Automation and Test in Europe","acronym":"DATE-00","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537)"],"original-title":[],"link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/xplorestaging.ieee.org\/ielx5\/6761\/18074\/00840841.pdf?arnumber=840841","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T09:47:43Z","timestamp":1497520063000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/ieeexplore.ieee.org\/document\/840841\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1109\/date.2000.840841","relation":{},"subject":[]}}