{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,4]],"date-time":"2025-05-04T01:50:02Z","timestamp":1746323402690,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2004.1347926","type":"proceedings-article","created":{"date-parts":[[2004,11,8]],"date-time":"2004-11-08T11:28:24Z","timestamp":1099913304000},"page":"222-227","source":"Crossref","is-referenced-by-count":13,"title":["Simultaneous scheduling, binding and layer assignment for synthesis of vertically integrated 3D systems"],"prefix":"10.1109","author":[{"given":"M.","family":"Mukherjee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Vemuri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","first-page":"614","article-title":"Layout-driven resource sharing in high-level synthesis","author":"um","year":"2002","journal-title":"Proc of ICCAD"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1109\/IITC.2001.930045"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1109\/HSC.1998.666245"},{"key":"15","doi-asserted-by":"crossref","first-page":"584","DOI":"10.1109\/TCAD.2003.810748","article-title":"A linear programming-based algorithm for floorplanning in vlsi design","volume":"22","author":"kim","year":"2003","journal-title":"IEEE Transactions on CAD"},{"key":"16","first-page":"327","article-title":"Specification of control flow properties for verification of synthesized VHDL designs","author":"narasimhan","year":"1996","journal-title":"Formal Methods in CAD"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/5.929647"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/DAC.2001.156216"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/92.974905"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/IITC.2002.1014915"},{"doi-asserted-by":"publisher","key":"21","DOI":"10.1109\/ICVD.1998.646647"},{"year":"0","author":"cplex","key":"3"},{"doi-asserted-by":"publisher","key":"20","DOI":"10.1109\/JPROC.2003.818324"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1287\/ijoc.5.2.97"},{"year":"0","key":"1"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/5.915376"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/DATE.2001.915122"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1145\/369691.369763"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/TVLSI.2004.825833"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/ISVLSI.2003.1183348"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/IEDM.2002.1175992"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/ICCAD.1992.279367"}],"event":{"name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","location":"San Jose, CA, USA"},"container-title":["IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings."],"original-title":[],"link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/xplorestaging.ieee.org\/ielx5\/9333\/29644\/01347926.pdf?arnumber=1347926","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T07:38:38Z","timestamp":1497598718000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/ieeexplore.ieee.org\/document\/1347926\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":21,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1109\/iccd.2004.1347926","relation":{},"subject":[]}}