{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,26]],"date-time":"2025-06-26T04:07:41Z","timestamp":1750910861372,"version":"3.41.0"},"reference-count":39,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1109\/icpp.2017.17","type":"proceedings-article","created":{"date-parts":[[2017,9,7]],"date-time":"2017-09-07T20:35:37Z","timestamp":1504816537000},"page":"81-90","source":"Crossref","is-referenced-by-count":5,"title":["Practical Experience with Transactional Lock Elision"],"prefix":"10.1109","author":[{"given":"Tingzhe","family":"Zhou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pante A","family":"Zardoshti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Spear","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2168836.2168838"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345241"},{"key":"ref33","doi-asserted-by":"crossref","DOI":"10.1145\/1133956.1133967","article-title":"A Scalable Transactional Memory Allocator","author":"hudson","year":"2006","journal-title":"Proceedings of the International Symposium on Memory Management"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378582"},{"key":"ref31","doi-asserted-by":"crossref","DOI":"10.1145\/1583991.1584012","article-title":"To-wards Transactional Memory Semantics for C++","author":"shpeisman","year":"2009","journal-title":"Proceedings of the ACM Symposium on Parallel Algorithms and Architectures"},{"key":"ref30","article-title":"Strong Isolation is a weak Idea","author":"dalessandro","year":"2009","journal-title":"Proceedings of the 4th ACM SIGPLAN Workshop on Transactional Computing"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2612669.2612681"},{"key":"ref36","article-title":"Atomic Quake: Using Transactional Memory in an Interactive Multiplayer Game Server","author":"zyulkyarov","year":"2009","journal-title":"Proceedings of the 14th PPoPP"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/360363.360369"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592809"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1519065.1519093"},{"key":"ref11","article-title":"Extending Hardware Transactional Memory to Support Non-Busy Waiting and Non-Transactional Actions","author":"zilles","year":"2006","journal-title":"Proceedings of the 1st TRANSACT"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1229428.1229442"},{"key":"ref13","article-title":"Transactional boosting: A methodology for highly-concurrent transactional objects","author":"herlihy","year":"2008","journal-title":"Proceedings of the 13th PPoPP"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1073814.1073861"},{"journal-title":"Parallel bzip2 (pbzip2) data compression software","year":"2016","author":"gilchrist","key":"ref15"},{"journal-title":"Parabola Research","article-title":"HEVC Wavefront Animation","year":"2013","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1926385.1926394"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503232"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378584"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1810479.1810531"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750403"},{"key":"ref27","article-title":"Anatomy of a Scalable Software Transactional Memory","author":"lev","year":"2009","journal-title":"Proceedings of the 4th ACM SIGPLAN Workshop on Transactional Computing"},{"key":"ref3","article-title":"Speculative Lock Elision: Enabling Highly Concurrent Multithreaded Execution","author":"rajwar","year":"2001","journal-title":"Proceedings of the 34th IEEE\/ACM International Symposium on Microarchitecture"},{"journal-title":"Technical Specification for C++ Extensions for Transactional Memory","year":"2015","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2011.159"},{"journal-title":"Free Software Foundation","article-title":"Transactional Memory in GCC","year":"2012","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1449764.1449780"},{"key":"ref7","article-title":"Composable Memory Transactions","author":"harris","year":"2005","journal-title":"Proceedings of the 10th PPoPP"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1133981.1133983"},{"key":"ref9","article-title":"The Mimir Approach to Transactional Output","author":"zhou","year":"2016","journal-title":"Proceedings of the 11th TRANSACT"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698569"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2008.55"},{"key":"ref22","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-92221-6_19","article-title":"Ordering-Based Semantics for Software Transactional Memory","author":"spear","year":"2008","journal-title":"Proceedings of the 12th International Conference On Principles Of Distributed Systems"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378588"},{"key":"ref24","article-title":"Improving In-Memory Database Index Performance with Intel Transactional Synchronization Extensions","author":"karnagel","year":"2014","journal-title":"Proc of 20th HPCA"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541960"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693464"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378583"}],"event":{"name":"2017 46th International Conference on Parallel Processing (ICPP)","start":{"date-parts":[[2017,8,14]]},"location":"Bristol, United Kingdom","end":{"date-parts":[[2017,8,17]]}},"container-title":["2017 46th International Conference on Parallel Processing (ICPP)"],"original-title":[],"link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/xplorestaging.ieee.org\/ielx7\/8023017\/8025263\/08025282.pdf?arnumber=8025282","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,25]],"date-time":"2025-06-25T16:43:33Z","timestamp":1750869813000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/ieeexplore.ieee.org\/document\/8025282\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8]]},"references-count":39,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1109\/icpp.2017.17","relation":{},"subject":[],"published":{"date-parts":[[2017,8]]}}}