{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:33:41Z","timestamp":1729640021086,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2001.921182","type":"proceedings-article","created":{"date-parts":[[2002,11,13]],"date-time":"2002-11-13T15:01:54Z","timestamp":1037199714000},"page":"761-764","source":"Crossref","is-referenced-by-count":0,"title":["Performance comparison of DWT scheduling alternatives on programmable platforms"],"prefix":"10.1109","volume":"2","author":[{"given":"N.D.","family":"Zervas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.","family":"Tagopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Spiliotopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.P.","family":"Anagnostopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Soudris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.E.","family":"Goutis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/82.386170"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/92.238416"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1049\/el:19900766"},{"year":"0","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2849-1"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/76.752091"},{"key":"5","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1007\/BF00925498","article-title":"Architectures for wavelet transform: A survey","volume":"14","author":"chakrabarti","year":"1996","journal-title":"Journal of VLSI Signal Processing"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/82.718811"},{"key":"9","doi-asserted-by":"crossref","first-page":"223","DOI":"10.1007\/BF01130407","article-title":"Instruction level power analysis and optimization of software","volume":"13","author":"tiwari","year":"1996","journal-title":"Journal of VLSI Signal Processing Systems"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/29.45554"}],"event":{"name":"ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-01","location":"Sydney, NSW, Australia"},"container-title":["ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)"],"original-title":[],"link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/xplorestaging.ieee.org\/ielx5\/7344\/19923\/00921182.pdf?arnumber=921182","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T14:54:04Z","timestamp":1497538444000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/ieeexplore.ieee.org\/document\/921182\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1109\/iscas.2001.921182","relation":{},"subject":[]}}