{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:14:31Z","timestamp":1729664071291,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/ised.2014.41","type":"proceedings-article","created":{"date-parts":[[2015,7,30]],"date-time":"2015-07-30T21:26:38Z","timestamp":1438291598000},"page":"166-170","source":"Crossref","is-referenced-by-count":2,"title":["Design of Fault Tolerant Universal Logic in QCA"],"prefix":"10.1109","author":[{"given":"Bibhash","family":"Sen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rijoy","family":"Mukherjee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajdeep Kumar","family":"Nath","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Biplab K.","family":"Sikdar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466555"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1155\/2012\/943406","article-title":"Novel design for quantum dots cellular automata to obtain fault-tolerant majority gate","volume":"2012","author":"farazkish","year":"2010","journal-title":"Journal of Nanotechnology"},{"key":"ref12","first-page":"433","article-title":"Characterization of universal nand-nor-inverter qca gate","author":"sen","year":"2007","journal-title":"Proceedings 11th IEEE VLSI Test Symposium"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2003.820815"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244118"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.12"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2009.4938074"},{"key":"ref5","article-title":"Logic realization with coupled qca majority-minority gate","author":"ditti","year":"2008","journal-title":"Proceedings 12th IEEE VLSI Test Symposium"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907020"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.5120\/596-645"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.7"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/4\/1\/004"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2004.834169"}],"event":{"name":"2014 Fifth International Symposium on Electronic System Design (ISED)","start":{"date-parts":[[2014,12,15]]},"location":"Surathkal, Mangalore, India","end":{"date-parts":[[2014,12,17]]}},"container-title":["2014 Fifth International Symposium on Electronic System Design"],"original-title":[],"link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/xplorestaging.ieee.org\/ielx7\/7172584\/7172585\/07172768.pdf?arnumber=7172768","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T16:44:15Z","timestamp":1498236255000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/ieeexplore.ieee.org\/document\/7172768\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":13,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1109\/ised.2014.41","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}