{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,8,20]],"date-time":"2023-08-20T12:11:44Z","timestamp":1692533504345},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2013,6,1]],"date-time":"2013-06-01T00:00:00Z","timestamp":1370044800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1109\/jssc.2013.2253413","type":"journal-article","created":{"date-parts":[[2013,4,4]],"date-time":"2013-04-04T19:15:21Z","timestamp":1365102921000},"page":"1521-1529","source":"Crossref","is-referenced-by-count":13,"title":["A High Layer Scalability TSV-Based 3D-SRAM With Semi-Master-Slave Structure and Self-Timed Differential-TSV for High-Performance Universal-Memory-Capacity-Platforms"],"prefix":"10.1109","volume":"48","author":[{"family":"Meng-Fan Chang","sequence":"first","affiliation":[]},{"family":"Chih-Sheng Lin","sequence":"additional","affiliation":[]},{"family":"Wei-Cheng Wu","sequence":"additional","affiliation":[]},{"family":"Ming-Pin Chen","sequence":"additional","affiliation":[]},{"family":"Yen-Huei Chen","sequence":"additional","affiliation":[]},{"family":"Zhe-Hui Lin","sequence":"additional","affiliation":[]},{"family":"Shyh-Shyuan Sheu","sequence":"additional","affiliation":[]},{"family":"Tzu-Kun Ku","sequence":"additional","affiliation":[]},{"family":"Cha-Hsin Lin","sequence":"additional","affiliation":[]},{"given":"H.","family":"Yamauchi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2091321"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2007.378925"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/4.726553"},{"key":"ref32","first-page":"46","article-title":"Measurement, analysis and improvement of supply noise in 3D ICs","author":"jalin","year":"2011","journal-title":"Proc Symp VLSI Circuits Dig Tech Papers"},{"key":"ref31","first-page":"74","article-title":"A larger stacked layer number scalable TSV-based 3D-SRAM for high-performance universal-memory-capacity 3D-IC platforms","author":"chang","year":"2011","journal-title":"Proc Symp VLSI Circuits Dig Tech Papers"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"ref37","doi-asserted-by":"crossref","first-page":"1657","DOI":"10.1109\/TCSI.2008.2010101","article-title":"Wide embedded asynchronous SRAM with dual-mode self-timed technique for dynamic voltage systems","volume":"56","author":"chang","year":"2009","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/4.962296"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/4.705359"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1998.688077"},{"key":"ref10","first-page":"1384","article-title":"Implementation of an industry compliant, 5 <ref_formula><tex Notation=\"TeX\">$\\times$<\/tex><\/ref_formula> 50 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m, via-middle TSV technology on 300 mm wafers","author":"redolfi","year":"2011","journal-title":"Proc Electron Compon Technol Conf (ECTC)"},{"key":"ref11","first-page":"101","article-title":"Practical implications of via-middle Cu TSV-induced stress in a 28 nm CMOS technology for wide-IO logic-memory interconnect","author":"west","year":"2012","journal-title":"Proc Symp VLSI Technol Dig Tech Papers"},{"key":"ref12","first-page":"268","article-title":"Three-dimensional integrated circuits for low-power, high-bandwidth systems on a chip","author":"burns","year":"2001","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796734"},{"key":"ref14","first-page":"105","article-title":"Development of sub 10-um ultra-thinning technology using device wafers for 3D manufacturing of terabit memory","author":"maeda","year":"2010","journal-title":"Proc Symp VLSI Technol Dig Tech Papers"},{"key":"ref15","first-page":"70","article-title":"TSV and 3D wafer bonding technologies for advanced stacking system and application at ITRI","author":"lo","year":"2009","journal-title":"Proc Symp VLSI Technol Dig Tech Papers"},{"key":"ref16","first-page":"142","article-title":"A compact low-power 3D I\/O in 45 nm CMOS","author":"liu","year":"2012","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176968"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040310"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034078"},{"key":"ref28","first-page":"510","article-title":"A 45 nm 4 Gb 3-dimensional double-stacked multi-level NAND flash memory with shared bitline structure","author":"park","year":"2008","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672058"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2011.6157181"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.924068"},{"key":"ref29","first-page":"496","article-title":"A 1.2 V 12.8 GB\/s 2 Gb mobile wide-I\/O DRAM with 4 <ref_formula><tex Notation=\"TeX\">$\\times$<\/tex> <\/ref_formula> 128 I\/Os using TSV-based stacking","author":"kim","year":"2011","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","first-page":"480","article-title":"An inductive-coupling link for 3D integration of a 90 nm CMOS processor and a 65 nm CMOS SRAM","author":"niitsu","year":"2009","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796763"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424350"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796821"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2012.6248922"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007463"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176969"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2109630"},{"key":"ref21","first-page":"190","article-title":"Centip3De: A 3930 DMIPS\/W configurable near-threshold 3D stacked system with 64 ARM Cortex-M3 cores","author":"fick","year":"2012","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.59"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2012.6251581"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.92"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915429"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/xplorestaging.ieee.org\/ielx7\/4\/6518166\/06494315.pdf?arnumber=6494315","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:41Z","timestamp":1638217721000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/ieeexplore.ieee.org\/document\/6494315\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":39,"journal-issue":{"issue":"6"},"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1109\/jssc.2013.2253413","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,6]]}}}