{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:41:25Z","timestamp":1761648085039},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/lascas.2013.6519016","type":"proceedings-article","created":{"date-parts":[[2013,5,29]],"date-time":"2013-05-29T20:50:42Z","timestamp":1369860642000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["QoS 3D-HoC hybrid-on-chip communication structure for dynamic 3D-MPSoCs"],"prefix":"10.1109","author":[{"given":"J.","family":"Sepulveda","sequence":"first","affiliation":[]},{"given":"G.","family":"Gogniat","sequence":"additional","affiliation":[]},{"given":"R.","family":"Pires","sequence":"additional","affiliation":[]},{"given":"C.","family":"Pedraza","sequence":"additional","affiliation":[]},{"family":"Wang Chau","sequence":"additional","affiliation":[]},{"given":"M.","family":"Strum","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-7618-5","article-title":"3d integration for noc-based soc architectures","author":"sheibanyrad","year":"2011","journal-title":"Integrated Circuits and Systems"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617464"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434016"},{"journal-title":"MiBench Version 1 0","year":"0","key":"7"},{"key":"6","article-title":"An hybrid switching approach for noc-based systems to avoid dos soc atatcks","author":"sepu?lveda","year":"2010","journal-title":"Proc IBERCHIP"},{"key":"5","article-title":"Hierarchical noc-based security for mpsoc dynamic protection","author":"sepu?lveda","year":"2012","journal-title":"IEEE Proc in 3rd IEEE Latin American Symposium on Circuits and Systems"},{"key":"4","article-title":"Noc in a three-dimensional environment: A performance evaluation","author":"stanley","year":"2010","journal-title":"IEEE Transactions on Computers"}],"event":{"name":"2013 IEEE 4th Latin American Symposium on Circuits and Systems (LASCAS)","start":{"date-parts":[[2013,2,27]]},"location":"Cusco","end":{"date-parts":[[2013,3,1]]}},"container-title":["2013 IEEE 4th Latin American Symposium on Circuits and Systems (LASCAS)"],"original-title":[],"link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/xplorestaging.ieee.org\/ielx7\/6516161\/6518974\/06519016.pdf?arnumber=6519016","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T13:49:53Z","timestamp":1498052993000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/ieeexplore.ieee.org\/document\/6519016\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":7,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1109\/lascas.2013.6519016","relation":{},"subject":[],"published":{"date-parts":[[2013,2]]}}}