{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T21:51:24Z","timestamp":1775598684765,"version":"3.50.1"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2006,11,1]],"date-time":"2006-11-01T00:00:00Z","timestamp":1162339200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2006,11]]},"DOI":"10.1109\/mm.2006.123","type":"journal-article","created":{"date-parts":[[2007,1,5]],"date-time":"2007-01-05T21:31:55Z","timestamp":1168032715000},"page":"40-52","source":"Crossref","is-referenced-by-count":6,"title":["Leveraging Wire Properties at the Microarchitecture Level"],"prefix":"10.1109","volume":"26","author":[{"given":"Rajeev","family":"Balasubramonian","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naveen","family":"Muralimanohar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karthik","family":"Ramani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liqun","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Carter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966750"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/nature03569"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810060"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.21"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/GROUP4.2005.1516388"},{"key":"ref7","first-page":"45","article-title":"Alleviating Thermal Constraints while Maintaining Performance via Silicon-Based On-Chip Optical Interconnects","volume-title":"Proc. Workshop on Unique Chips and Systems (UCAS 1)","author":"Nelson","year":"2005"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2002.804706"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.21"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.23"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253187"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/xplorestaging.ieee.org\/ielx5\/40\/4042616\/04042631.pdf?arnumber=4042631","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,13]],"date-time":"2025-03-13T06:07:11Z","timestamp":1741846031000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/ieeexplore.ieee.org\/document\/4042631\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,11]]},"references-count":12,"journal-issue":{"issue":"6"},"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1109\/mm.2006.123","relation":{},"ISSN":["0272-1732"],"issn-type":[{"value":"0272-1732","type":"print"}],"subject":[],"published":{"date-parts":[[2006,11]]}}}