{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T11:25:12Z","timestamp":1730287512858,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","license":[{"start":{"date-parts":[[2005,1,1]],"date-time":"2005-01-01T00:00:00Z","timestamp":1104537600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2005,1,1]],"date-time":"2005-01-01T00:00:00Z","timestamp":1104537600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1109\/pact.2005.28","type":"proceedings-article","created":{"date-parts":[[2005,10,12]],"date-time":"2005-10-12T17:27:51Z","timestamp":1129138071000},"page":"303-314","source":"Crossref","is-referenced-by-count":1,"title":["Memory state compressors for giga-scale checkpoint\/restore"],"prefix":"10.1109","author":[{"given":"A.","family":"Moshovos","sequence":"first","affiliation":[{"name":"Electr. & Comput. Eng., Toronto Univ., CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Kostopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/12.4607"},{"key":"17","article-title":"Enhancing software reliability with speculative threads","author":"oplinger","year":"2003","journal-title":"Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859632"},{"key":"15","article-title":"Gigascale checkpoint\/restore","author":"moshovos","year":"2004","journal-title":"Tech Report Computer Science Group"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.16"},{"key":"13","article-title":"Adaptive. Methods to minimize decompression overhead for compressed on-chip cache","volume":"25","author":"lee","year":"2003","journal-title":"Int l J Computers Applications"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231886"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003562"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/EURMIC.1996.546466"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003568"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/12.48865"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1147\/rd.452.0271"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/40.918003"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1984.1659158"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859633"},{"key":"26","doi-asserted-by":"crossref","DOI":"10.1145\/360128.360154","article-title":"Frequent value compression in data caches","author":"yang","year":"2000","journal-title":"Proceedings of the 26th Annual International Symposium on Microarchitecture"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"28","doi-asserted-by":"crossref","DOI":"10.1145\/1028176.1006720","article-title":"IWatcher: Efficient architectural. Support for software debugging","author":"zhou","year":"2004","journal-title":"Proc of the 31st Annual International Symposium on Computer Architecture"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1977.1055714"},{"key":"3","article-title":"Frequent pattern compression: A significance-based compression scheme for 12 Caches","volume":"1500","author":"alameldeen","year":"2004","journal-title":"Technical Report"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310776"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.5009500"},{"key":"1","article-title":"Checkpoint processing and recovery: Towards scalable large instruction window processors","author":"akkary","year":"2003","journal-title":"Proceedings of the 26th Annual International Symposium on Microarchitecture"},{"key":"7","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-39707-6_2","article-title":"Kiloinstruction processors","volume":"2858","author":"cristal","year":"2003","journal-title":"Lecture Notes in Computer Science"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1238012"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010595"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DCC.1996.488325"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.6"}],"event":{"name":"PACT 2005. 14th International Conference on Parallel Architectures and Compilation Techniques","start":{"date-parts":[[2005,9,17]]},"location":"St. Louis, MO, USA","end":{"date-parts":[[2005,9,21]]}},"container-title":["14th International Conference on Parallel Architectures and Compilation Techniques (PACT'05)"],"original-title":[],"link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/xplorestaging.ieee.org\/ielx5\/10156\/32464\/01515602.pdf?arnumber=1515602","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,15]],"date-time":"2022-12-15T20:07:20Z","timestamp":1671134840000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/ieeexplore.ieee.org\/document\/1515602\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"references-count":29,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1109\/pact.2005.28","relation":{},"subject":[],"published":{"date-parts":[[2005]]}}}