{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T08:51:18Z","timestamp":1768812678267,"version":"3.49.0"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2016,9,1]],"date-time":"2016-09-01T00:00:00Z","timestamp":1472688000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"IMPACT+ Center"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/tcad.2015.2513674","type":"journal-article","created":{"date-parts":[[2015,12,30]],"date-time":"2015-12-30T19:07:04Z","timestamp":1451502424000},"page":"1449-1460","source":"Crossref","is-referenced-by-count":8,"title":["Efficient Layout Generation and Design Evaluation of Vertical Channel Devices"],"prefix":"10.1109","volume":"35","author":[{"given":"Wei-Che","family":"Wang","sequence":"first","affiliation":[]},{"given":"Puneet","family":"Gupta","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","year":"0","journal-title":"Encounter v10 11-s096_1"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742867"},{"key":"ref31","first-page":"1","article-title":"Optimization of standard cell based detailed placement for 16 nm FinFET process","author":"du","year":"2014","journal-title":"Proc DATE"},{"key":"ref30","year":"2013","journal-title":"Opencores"},{"key":"ref34","first-page":"102","article-title":"Circuit and process co-design with vertical gate-all-around nanowire FET technology to extend CMOS scaling for 5nm and beyond technologies","author":"bao","year":"2014","journal-title":"Proc Euro Solid-State Device Res Conf (ESSDERC)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2114664"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2012.2197592"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629285"},{"key":"ref13","first-page":"145","article-title":"Twin gate, vertical slit FET (VeSFET) for highly periodic layout and 3D integration","author":"maly","year":"2011","journal-title":"Proc MIXDES"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2293539"},{"key":"ref15","first-page":"20.6.1","article-title":"Highly compact 1T-1R architecture (4F2 footprint) involving fully CMOS compatible vertical GAA nano-pillar transistors and oxide-based RRAM cells exhibiting excellent NVM properties and ultra-low power operation","author":"wang","year":"2012","journal-title":"Proc IEEE IEDM"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2272651"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.834912"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2009.5331579"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2013.6628113"},{"key":"ref28","author":"roth","year":"2004","journal-title":"Fundamentals of Logic Design"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131666"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2014.6872333"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.913003"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/16.887014"},{"key":"ref29","year":"2013","journal-title":"OpenAccess API"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/16.477769"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2272324"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.818336"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2008.2000617"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2021079"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/101.994856"},{"key":"ref20","first-page":"717","article-title":"High performance 5nm radius twin silicon nanowire MOSFET (TSNWFET): Fabrication on bulk Si wafer, characteristics, and reliability","author":"suk","year":"2005","journal-title":"Proc IEEE IEDM"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.4103\/0256-4602.93125"},{"key":"ref21","first-page":"1","article-title":"Analytical subthreshold channel potential model of asymmetric gate underlap gate-all-around MOSFET","author":"wang","year":"2010","journal-title":"Proc EDSSC"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742991"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/43.55207"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488764"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2192477"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/xplorestaging.ieee.org\/ielx7\/43\/7547335\/07368891.pdf?arnumber=7368891","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:48:48Z","timestamp":1642006128000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/ieeexplore.ieee.org\/document\/7368891\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":34,"journal-issue":{"issue":"9"},"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1109\/tcad.2015.2513674","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,9]]}}}