{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:58:25Z","timestamp":1771613905828,"version":"3.50.1"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology (MOST), Taiwan","doi-asserted-by":"publisher","award":["107-2221-E-027-016-MY3"],"award-info":[{"award-number":["107-2221-E-027-016-MY3"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100005057","name":"President\u2019s Scholarship of National Tsing Hua University, Taiwan","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100005057","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,11]]},"DOI":"10.1109\/tcad.2020.3012880","type":"journal-article","created":{"date-parts":[[2020,10,2]],"date-time":"2020-10-02T20:24:18Z","timestamp":1601670258000},"page":"4115-4128","source":"Crossref","is-referenced-by-count":12,"title":["Shift-Limited Sort: Optimizing Sorting Performance on Skyrmion Memory-Based Systems"],"prefix":"10.1109","volume":"39","author":[{"given":"Yun-Shan","family":"Hsieh","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/2.zoppoz.workers.dev:443\/https\/orcid.org\/0000-0003-1076-2271","authenticated-orcid":false,"given":"Po-Chun","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Ping-Xiang","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Yuan-Hao","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Wang","family":"Kang","sequence":"additional","affiliation":[]},{"given":"Ming-Chang","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Wei-Kuan","family":"Shih","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750388"},{"key":"ref32","first-page":"134","article-title":"Buffer system for optical storage system","volume":"1","author":"jin","year":"1997","journal-title":"Proc IEEE PACRIM"},{"key":"ref31","first-page":"397","article-title":"Exploring main memory design based on racetrack memory technology","author":"hu","year":"2016","journal-title":"Proc ACM GLSVLSI"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2912937"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1126\/science.1145799"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2015.41"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/scientificamerican0609-76"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2769672"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2018.00009"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297309"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131603"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2009.5354890"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"6784","DOI":"10.1038\/srep06784","article-title":"A strategy for the design of Skyrmion racetrack memories","volume":"4","author":"tomasello","year":"2014","journal-title":"Sci Rep"},{"key":"ref19","article-title":"Voltage controlled magnetic Skyrmion motion for racetrack memory","volume":"6","author":"kang","year":"2016","journal-title":"Sci Rep"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3229192"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934610"},{"key":"ref27","first-page":"19","article-title":"Optimized selection sort algorithm is faster than insertion sort algorithm: A comparative study","volume":"11","author":"jadoon","year":"2011","journal-title":"Int J Elect Comp Sci"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744841"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2483028.2483060"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2998781"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993610"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2746342"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591528"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1508284.1508270"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s13222-018-0287-8"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.ins.2014.01.015"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333707"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744800"},{"key":"ref21","first-page":"1","article-title":"Exploring data placement in racetrack memory based scratchpad memory","author":"mao","year":"2015","journal-title":"Proc IEEE NVMSA"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/321119.321126"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317937"},{"key":"ref26","author":"cormen","year":"2009","journal-title":"Introduction to Algorithms Third Edition"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1126\/science.1166767"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/xplorestaging.ieee.org\/ielx7\/43\/9244237\/09211559.pdf?arnumber=9211559","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:04:12Z","timestamp":1651068252000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/ieeexplore.ieee.org\/document\/9211559\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11]]},"references-count":33,"journal-issue":{"issue":"11"},"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1109\/tcad.2020.3012880","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,11]]}}}