{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:55:07Z","timestamp":1747810507648},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2007,1,1]],"date-time":"2007-01-01T00:00:00Z","timestamp":1167609600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2007,1]]},"DOI":"10.1109\/tvlsi.2006.887813","type":"journal-article","created":{"date-parts":[[2007,3,2]],"date-time":"2007-03-02T23:06:15Z","timestamp":1172876775000},"page":"13-23","source":"Crossref","is-referenced-by-count":19,"title":["Two New Techniques Integrated for Energy-Efficient TLB Design"],"prefix":"10.1109","volume":"15","author":[{"given":"Yen-Jen","family":"Chang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mao-Feng","family":"Lan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","author":"shivakumar","year":"2001","journal-title":"CACTI 3 0 An integrated cache timing power and area model"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/40.621215"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.812292"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2002.1158098"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134547"},{"key":"ref15","year":"2000","journal-title":"SA-110 Microprocessor Technical Reference Manual"},{"key":"ref16","first-page":"11","article-title":"digital 21264 sets new standard","volume":"10","author":"gwennap","year":"1996","journal-title":"Microprocessor Rep"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CMPCON.1996.501767"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347896"},{"key":"ref4","first-page":"306","article-title":"cache design for energy efficiency","author":"su","year":"1995","journal-title":"Proc Int Conf Syst Sci"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077688"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2002.1"},{"key":"ref5","author":"manne","year":"1997","journal-title":"Low power TLB design for high performance microprocessors"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045025"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"196","DOI":"10.1145\/263272.263332","article-title":"Reducing TLB power requirements","author":"juan","year":"1997","journal-title":"Proceedings of 1997 International Symposium on Low Power Electronics and Design LPE"},{"key":"ref1","first-page":"185","article-title":"generating physical address directly for saving instruction tlb energy","author":"kadayif","year":"2002","journal-title":"Proc Int Symp Microarch"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/xplorestaging.ieee.org\/ielx5\/92\/4114352\/04114355.pdf?arnumber=4114355","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:55:59Z","timestamp":1638219359000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/ieeexplore.ieee.org\/document\/4114355\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,1]]},"references-count":18,"journal-issue":{"issue":"1"},"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1109\/tvlsi.2006.887813","relation":{},"ISSN":["1063-8210"],"issn-type":[{"value":"1063-8210","type":"print"}],"subject":[],"published":{"date-parts":[[2007,1]]}}}