{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T20:20:58Z","timestamp":1694636458816},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2010,3,1]],"date-time":"2010-03-01T00:00:00Z","timestamp":1267401600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/tvlsi.2008.2012128","type":"journal-article","created":{"date-parts":[[2009,7,22]],"date-time":"2009-07-22T14:58:31Z","timestamp":1248274711000},"page":"365-377","source":"Crossref","is-referenced-by-count":6,"title":["On the Latency and Energy of Checkpointed Superscalar Register Alias Tables"],"prefix":"10.1109","volume":"18","author":[{"given":"Elham","family":"Safi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Moshovos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Veneris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.881196"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566457"},{"key":"ref12","first-page":"143","article-title":"Analytical energy dissipation models for low power caches","author":"kamble","year":"1997","journal-title":"Proceedings of 1997 International Symposium on Low Power Electronics and Design LPE"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050009"},{"key":"ref15","article-title":"highly accurate power modeling method for sram structures with simple circuit simulation","author":"liang","year":"2005","journal-title":"3rd Watson Conf Interaction between Architecture Circuits and Compilers"},{"key":"ref16","first-page":"824","article-title":"architectural power models for sram and cam structures based on hybrid analytical\/empirical techniques","author":"liang","year":"2007","journal-title":"Proc ICCAD"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016757"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231886"},{"key":"ref19","author":"palacharla","year":"1998","journal-title":"Complexity-Effective Superscalar Processors"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/12.910816"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.823443"},{"key":"ref27","author":"zhang","year":"2003","journal-title":"Hotleakage A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183409"},{"key":"ref6","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1999.757371"},{"key":"ref8","first-page":"10","article-title":"kilo-instruction processors","author":"cristal","year":"2003","journal-title":"Proc 5th ISHPC-V"},{"key":"ref7","author":"burger","year":"1997","journal-title":"The Simplescalar Tool Set v2 0"},{"key":"ref2","first-page":"423","article-title":"checkpoint processing and recovery: towards scalable instruction window processors","author":"akkary","year":"2003","journal-title":"Proc IEEE\/ACM Int Symp Microarch"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2001.922392"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1044823.1044826"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.88"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393982"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283863"},{"key":"ref24","author":"tarjan","year":"2006","journal-title":"CACTI 4 0"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.88"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"ref25","first-page":"95","article-title":"Energy-driven integrated hardware-software optimizations using SimplePower","author":"vijaykrishnan","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/xplorestaging.ieee.org\/ielx5\/92\/5419135\/05169866.pdf?arnumber=5169866","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:58Z","timestamp":1633910398000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/ieeexplore.ieee.org\/document\/5169866\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":28,"journal-issue":{"issue":"3"},"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1109\/tvlsi.2008.2012128","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,3]]}}}