{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,17]],"date-time":"2025-11-17T14:05:29Z","timestamp":1763388329487},"reference-count":14,"publisher":"IEEE Comput. Soc. Press","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/vtest.1994.292288","type":"proceedings-article","created":{"date-parts":[[2002,12,17]],"date-time":"2002-12-17T09:32:51Z","timestamp":1040117571000},"page":"360-365","source":"Crossref","is-referenced-by-count":10,"title":["Analyzing the design-for-test techniques in a multiple substrate MCM"],"prefix":"10.1109","author":[{"given":"J.A.","family":"Jorgenson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.J.","family":"Wagner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/2.206508"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3100-5_13"},{"key":"ref12","first-page":"126","article-title":"Testing and Diagnosis of Interconnects using Boundary Scan Architectures","author":"wagner","year":"1988","journal-title":"Proceedings of IEEE International Test Conference"},{"key":"ref13","first-page":"328","article-title":"Memory Interconnection Test at Board Level","author":"de jong","year":"1992","journal-title":"Proceedings of IEEE International Test Conference"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1989.82278"},{"key":"ref4","first-page":"50","article-title":"Securing Known-Good Die, Experts Define The Challenges","author":"williams","year":"1992","journal-title":"Adv Packag Mag"},{"key":"ref3","first-page":"882","article-title":"Improving MCM Assembly Yields Through Approaches For Known-Good ICs","author":"wagner","year":"1991","journal-title":"International Conference on Electronics and Packaging"},{"key":"ref6","first-page":"436","article-title":"Methods for Processing Known Good Die","author":"smitherman","year":"1992","journal-title":"the International Conference on Multichip Modules"},{"key":"ref5","first-page":"857","article-title":"Known-Good Die For Multichip Modules","author":"rates","year":"1992","journal-title":"International Conference on Electronics and Packaging"},{"key":"ref8","first-page":"332","article-title":"Efficient Scan Path Testing Using Sliding Parity Response Compaction","author":"abadir","year":"1987","journal-title":"ICCAD"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470675"},{"key":"ref2","first-page":"501","author":"hagge","year":"1992","journal-title":"Thin Film Multichip Modules"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.192076"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"407","DOI":"10.1145\/37888.37949","article-title":"circular self-test path: a low-cost bist technique","author":"krasniewski","year":"1987","journal-title":"24th ACM\/IEEE Design Automation Conference"}],"event":{"name":"IEEE VLSI Test Symposium","acronym":"VTEST-94","location":"Cherry Hill, NJ, USA"},"container-title":["Proceedings of IEEE VLSI Test Symposium"],"original-title":[],"link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/xplorestaging.ieee.org\/ielx2\/947\/7228\/00292288.pdf?arnumber=292288","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T12:26:59Z","timestamp":1497529619000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/ieeexplore.ieee.org\/document\/292288\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1109\/vtest.1994.292288","relation":{},"subject":[]}}