{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T17:18:28Z","timestamp":1725556708035},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,5]]},"DOI":"10.1109\/vts.2007.36","type":"proceedings-article","created":{"date-parts":[[2007,6,7]],"date-time":"2007-06-07T20:10:47Z","timestamp":1181247047000},"page":"311-317","source":"Crossref","is-referenced-by-count":6,"title":["High Level Synthesis of Degradable ASICs Using Virtual Binding"],"prefix":"10.1109","author":[{"given":"N.","family":"Honarmand","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Shahabi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Sohofi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Abbaspour","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Z.","family":"Navabi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1016\/0026-2714(88)90350-2"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/92.661258"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.18"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1993.595623"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480199"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.600305"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"de micheli","key":"5"},{"journal-title":"Fault Tolerance Through Reconfiguration in VLSI and WSI Arrays","year":"1989","author":"negrini","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1996.563542"},{"key":"8","first-page":"50","article-title":"High-level synthesis of gracefully degradable ASICs","author":"chan","year":"1996","journal-title":"Proc ED&TC"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/43.31522"}],"event":{"name":"25th IEEE VLSI Test Symmposium","start":{"date-parts":[[2007,5,6]]},"location":"Berkeley, CA, USA","end":{"date-parts":[[2007,5,10]]}},"container-title":["25th IEEE VLSI Test Symmposium (VTS'07)"],"original-title":[],"link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/xplorestaging.ieee.org\/ielx5\/4209869\/4209870\/04209930.pdf?arnumber=4209930","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T21:52:09Z","timestamp":1489614729000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/ieeexplore.ieee.org\/document\/4209930\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,5]]},"references-count":11,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1109\/vts.2007.36","relation":{},"ISSN":["1093-0167"],"issn-type":[{"type":"print","value":"1093-0167"}],"subject":[],"published":{"date-parts":[[2007,5]]}}}