{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T15:40:49Z","timestamp":1783698049486,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":51,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,6,19]],"date-time":"2009-06-19T00:00:00Z","timestamp":1245369600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,6,19]]},"DOI":"10.1145\/1542452.1542464","type":"proceedings-article","created":{"date-parts":[[2009,6,24]],"date-time":"2009-06-24T17:59:19Z","timestamp":1245866359000},"page":"80-89","update-policy":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["Push-assisted migration of real-time tasks in multi-core processors"],"prefix":"10.1145","author":[{"given":"Abhik","family":"Sarkar","sequence":"first","affiliation":[{"name":"North Carolina State University, Raleigh, NC, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Frank","family":"Mueller","sequence":"additional","affiliation":[{"name":"North Carolina State University, Raleigh, NC, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Harini","family":"Ramaprasad","sequence":"additional","affiliation":[{"name":"Southern Illinois University, Carbondale, IL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sibin","family":"Mohan","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana Champaign, Urbana, IL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2009,6,19]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Tera-scale research prototype: Connecting 80 simple sores on a single test chip. ftp:\/\/download.intel.com\/research\/platform\/terascale\/terascaleresearchprototypebackgrounder.pdf.  Tera-scale research prototype: Connecting 80 simple sores on a single test chip. ftp:\/\/download.intel.com\/research\/platform\/terascale\/terascaleresearchprototypebackgrounder.pdf."},{"key":"e_1_3_2_1_2_1","unstructured":"Tilera processor family. https:\/\/2.zoppoz.workers.dev:443\/http\/www.tilera.com\/products\/processors.php.  Tilera processor family. https:\/\/2.zoppoz.workers.dev:443\/http\/www.tilera.com\/products\/processors.php."},{"key":"e_1_3_2_1_3_1","unstructured":"Wcet project benchmarks 2007. https:\/\/2.zoppoz.workers.dev:443\/http\/www.mrtc.mdh.se\/projects\/wcetbenchmarks.html.  Wcet project benchmarks 2007. https:\/\/2.zoppoz.workers.dev:443\/http\/www.mrtc.mdh.se\/projects\/wcetbenchmarks.html."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1155\/2008\/518904"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2006.35"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/1947412.1947419"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/871910.871920"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1994.342718"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2007.48"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01940883"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1131481.1131488"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.477248"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2008.10"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.27"},{"key":"e_1_3_2_1_15_1","volume-title":"Parallel Programming in OpenMP","author":"Chandra R.","year":"2000","unstructured":"R. Chandra , R. Menon , L. Dagum , D. Kohr , D. Maydan , and J. McDonald . Parallel Programming in OpenMP . Morgan Kaufmann Publishers , Los Altos, CA 94022, USA, 2000 . R. Chandra, R. Menon, L. Dagum, D. Kohr, D. Maydan, and J. McDonald. Parallel Programming in OpenMP. Morgan Kaufmann Publishers, Los Altos, CA 94022, USA, 2000."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.17"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.39"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1341312.1341328"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1287\/opre.26.1.127"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.27"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454144"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.32"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2008.10"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006246"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771777"},{"key":"e_1_3_2_1_27_1","volume-title":"Proc. of IPDPS'2002 (HIPS'2002)","author":"Kim S. W.","year":"2002","unstructured":"S. W. Kim , M. Voss , B. Kuhn , H.-C. Hoppe , and W. Nagel . Vgv: Supporting performance analysis of object-oriented parallel applications . In Proc. of IPDPS'2002 (HIPS'2002) : Workshop on High-Level Parallel Programming Models and Supportive Environments, pages 108- -115, Apr. 2002 . S. W. Kim, M. Voss, B. Kuhn, H.-C. Hoppe, and W. Nagel. Vgv: Supporting performance analysis of object-oriented parallel applications. In Proc. of IPDPS'2002 (HIPS'2002): Workshop on High-Level Parallel Programming Models and Supportive Environments, pages 108--115, Apr. 2002."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/EMWRTS.1998.685084"},{"key":"e_1_3_2_1_29_1","first-page":"700","volume-title":"IEEE Real-Time Systems Symposium","author":"Lee C.","year":"1996","unstructured":"C. Lee , J. Hahn , Y. Seo , S. Min , R. Ha , S. Hong , C. Park , M. Lee , and C. Kim . Analysis of cache-related preemption delay in fixed-priority preemptive scheduling . In IEEE Real-Time Systems Symposium , pages 700 -- 713 , Dec. 1996 . C. Lee, J. Hahn, Y. Seo, S. Min, R. Ha, S. Hong, C. Park, M. Lee, and C. Kim. Analysis of cache-related preemption delay in fixed-priority preemptive scheduling. In IEEE Real-Time Systems Symposium, pages 700--713, Dec. 1996."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1362622.1362694"},{"key":"e_1_3_2_1_31_1","first-page":"19","volume-title":"Workshop on the Interaction between Operating Systems and Computer Architecture","author":"Li T.","year":"2008","unstructured":"T. Li , P. Brett , B. Hohlt , R. Knauerhase , S. McElderry , and S. Hahn . Operating system support for shared-isa asymmetric multi-core architectures . In Workshop on the Interaction between Operating Systems and Computer Architecture , pages 19 -- 26 , June 2008 . T. Li, P. Brett, B. Hohlt, R. Knauerhase, S. McElderry, and S. Hahn. Operating system support for shared-isa asymmetric multi-core architectures. In Workshop on the Interaction between Operating Systems and Computer Architecture, pages 19--26, June 2008."},{"key":"e_1_3_2_1_32_1","volume-title":"Real-Time Systems","author":"Liu J.","year":"2000","unstructured":"J. Liu . Real-Time Systems . Prentice Hall , 2000 . J. Liu. Real-Time Systems. Prentice Hall, 2000."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.17"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250670"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.5555\/827271.829072"},{"key":"e_1_3_2_1_36_1","first-page":"29","volume-title":"ACM SIGPLAN Workshop on Language, Compiler, and Tool Support for Real-Time Systems","author":"Mueller F.","year":"1997","unstructured":"F. Mueller . Timing predictions for multi-level caches . In ACM SIGPLAN Workshop on Language, Compiler, and Tool Support for Real-Time Systems , pages 29 -- 36 , June 1997 . F. Mueller. Timing predictions for multi-level caches. In ACM SIGPLAN Workshop on Language, Compiler, and Tool Support for Real-Time Systems, pages 29--36, June 1997."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008145215849"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1880050.1880063"},{"key":"e_1_3_2_1_39_1","unstructured":"J. Renau B. Fragela J. Tuck W. Liu L. Ceze S. Sarangi P. Sack and a. P. M. K. Strauss. Sesc simulator. https:\/\/2.zoppoz.workers.dev:443\/http\/sesc.sourceforge.net Jan. 2005.  J. Renau B. Fragela J. Tuck W. Liu L. Ceze S. Sarangi P. Sack and a. P. M. K. Strauss. Sesc simulator. https:\/\/2.zoppoz.workers.dev:443\/http\/sesc.sourceforge.net Jan. 2005."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345220"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/509907.509938"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1017753.1017798"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2005.26"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.43"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.5555\/647478.727935"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1011132221066"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"e_1_3_2_1_48_1","volume-title":"May","year":"2005","unstructured":"www.openmp.org. Official OpenMP Specification , May 2005 . www.openmp.org. Official OpenMP Specification, May 2005."},{"key":"e_1_3_2_1_49_1","volume-title":"Work in Progress session of IEEE Real-Time Systems Symposium","author":"Yan J.","year":"2007","unstructured":"J. Yan and W. Zhang . Time-predictable l2 caches for real-time multicore processors . In Work in Progress session of IEEE Real-Time Systems Symposium , Dec. 2007 . J. Yan and W. Zhang. Time-predictable l2 caches for real-time multicore processors. In Work in Progress session of IEEE Real-Time Systems Symposium, Dec. 2007."},{"key":"e_1_3_2_1_50_1","volume-title":"Work in Progress session of IEEE Real-Time Systems Symposium","author":"Yan J.","year":"2007","unstructured":"J. Yan and W. Zhang . Wcet analysis of multi-core processors . In Work in Progress session of IEEE Real-Time Systems Symposium , Dec. 2007 . J. Yan and W. Zhang. Wcet analysis of multi-core processors. In Work in Progress session of IEEE Real-Time Systems Symposium, Dec. 2007."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2008.6"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.21236\/ADA466772"}],"event":{"name":"LCTES '09: ACM SIGPLAN\/SIGBED 2009 Conference on Languages, Compilers, and Tools for Embedded Systems","location":"Dublin Ireland","acronym":"LCTES '09","sponsor":["SIGAI ACM Special Interest Group on Artificial Intelligence","SIGPLAN ACM Special Interest Group on Programming Languages","ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 2009 ACM SIGPLAN\/SIGBED conference on Languages, compilers, and tools for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/dl.acm.org\/doi\/10.1145\/1542452.1542464","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/dl.acm.org\/doi\/pdf\/10.1145\/1542452.1542464","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:29:56Z","timestamp":1750238996000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/dl.acm.org\/doi\/10.1145\/1542452.1542464"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,6,19]]},"references-count":51,"alternative-id":["10.1145\/1542452.1542464","10.1145\/1542452"],"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1145\/1542452.1542464","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1543136.1542464","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2009,6,19]]},"assertion":[{"value":"2009-06-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}