{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:53:31Z","timestamp":1750308811830,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":41,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,11,2]],"date-time":"2009-11-02T00:00:00Z","timestamp":1257120000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100005595","name":"University of California","doi-asserted-by":"publisher","award":["ele07-10291"],"award-info":[{"award-number":["ele07-10291"]}],"id":[{"id":"10.13039\/100005595","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["846196"],"award-info":[{"award-number":["846196"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2008-TJ-1816"],"award-info":[{"award-number":["2008-TJ-1816"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,11,2]]},"DOI":"10.1145\/1687399.1687513","type":"proceedings-article","created":{"date-parts":[[2010,1,5]],"date-time":"2010-01-05T15:05:14Z","timestamp":1262703914000},"page":"615-622","update-policy":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["A framework for early and systematic evaluation of design rules"],"prefix":"10.1145","author":[{"given":"Rani S.","family":"Ghaida","sequence":"first","affiliation":[{"name":"University of California, Los Angeles"}]},{"given":"Puneet","family":"Gupta","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles"}]}],"member":"320","published-online":{"date-parts":[[2009,11,2]]},"reference":[{"volume-title":"Report","year":"2007","key":"e_1_3_2_1_1_1","unstructured":"International Technology Roadmap for Semiconductors , Report 2007 . International Technology Roadmap for Semiconductors, Report 2007."},{"key":"e_1_3_2_1_2_1","first-page":"692104","volume-title":"SPIE","volume":"6921","author":"Yoneda I.","year":"2008","unstructured":"I. Yoneda of nanoimprint lithography for applications toward 22nm node cmos devices,\" in Proc . SPIE , vol. 6921 , 2008 , p. 692104 . I. Yoneda et al., \"Study of nanoimprint lithography for applications toward 22nm node cmos devices,\" in Proc. SPIE, vol. 6921, 2008, p. 692104."},{"key":"e_1_3_2_1_3_1","first-page":"69210H","volume-title":"SPIE","volume":"6921","author":"Maruyama T.","year":"2008","unstructured":"T. Maruyama technology for eb shuttle at 65nm node and beyond,\" in Proc . SPIE , vol. 6921 , 2008 , p. 69210H . T. Maruyama et al., \"Ebdw technology for eb shuttle at 65nm node and beyond,\" in Proc. SPIE, vol. 6921, 2008, p. 69210H."},{"key":"e_1_3_2_1_4_1","first-page":"727102","volume-title":"SPIE","volume":"7271","author":"Meiling H.","year":"2009","unstructured":"H. Meiling : moving towards production,\" in Proc . SPIE , vol. 7271 , 2009 , p. 727102 . H. Meiling et al., \"Euvl system: moving towards production,\" in Proc. SPIE, vol. 7271, 2009, p. 727102."},{"key":"e_1_3_2_1_5_1","first-page":"69243C","volume-title":"SPIE","volume":"6924","author":"Lai K.","year":"2008","unstructured":"K. Lai nm logic patterning options with immersion lithography,\" in Proc . SPIE , vol. 6924 , 2008 , p. 69243C . K. Lai et al., \"32 nm logic patterning options with immersion lithography,\" in Proc. SPIE, vol. 6924, 2008, p. 69243C."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2008.4659384"},{"key":"e_1_3_2_1_7_1","first-page":"65211K","volume-title":"SPIE","volume":"6521","author":"Bailey G.","year":"2007","unstructured":"G. Bailey pattern eda solutions for 32nm hp and beyond,\" in Proc . SPIE , vol. 6521 , 2007 , p. 65211K . G. Bailey et al., \"Double pattern eda solutions for 32nm hp and beyond,\" in Proc. SPIE, vol. 6521, 2007, p. 65211K."},{"key":"e_1_3_2_1_8_1","first-page":"69240R","volume-title":"SPIE","volume":"6924","author":"Hazelton A.","year":"2008","unstructured":"A. Hazelton patterning requirements for optical lithography and prospects for optical extension without double patterning,\" in Proc . SPIE , vol. 6924 , 2008 , p. 69240R . A. Hazelton et al., \"Double patterning requirements for optical lithography and prospects for optical extension without double patterning,\" in Proc. SPIE, vol. 6924, 2008, p. 69240R."},{"key":"e_1_3_2_1_9_1","first-page":"679803","volume-title":"SPIE","volume":"6798","author":"Balasinski A.","year":"2008","unstructured":"A. Balasinski techniques for next generation ic's,\" in Proc . SPIE , vol. 6798 , 2008 , p. 679803 . A. Balasinski et al., \"Patterning techniques for next generation ic's,\" in Proc. SPIE, vol. 6798, 2008, p. 679803."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/640000.640026"},{"key":"e_1_3_2_1_11_1","first-page":"20","volume-title":"SPIE","volume":"5379","author":"Liebmann L. W.","year":"2004","unstructured":"L. W. Liebmann circuit design for the ret-enabled 65nm technology node,\" in Proc . SPIE , vol. 5379 , 2004 , pp. 20 -- 29 . L. W. Liebmann et al., \"High-performance circuit design for the ret-enabled 65nm technology node,\" in Proc. SPIE, vol. 5379, 2004, pp. 20--29."},{"key":"e_1_3_2_1_12_1","first-page":"71223Z","volume-title":"SPIE","volume":"7122","author":"Zhang Y.","year":"2008","unstructured":"Y. Zhang , J. Cobb , A. Yang , J. Li , K. Lucas , and S. Sethi , \" 32nm design rule and process exploration flow,\" in Proc . SPIE , vol. 7122 , 2008 , p. 71223Z . Y. Zhang, J. Cobb, A. Yang, J. Li, K. Lucas, and S. Sethi, \"32nm design rule and process exploration flow,\" in Proc. SPIE, vol. 7122, 2008, p. 71223Z."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391700"},{"key":"e_1_3_2_1_14_1","first-page":"831","volume-title":"Modeling well edge proximity effect on highly-scaled mosfets,\" in Proc. of IEEE CICC'05","author":"Sheu Y.","year":"2005","unstructured":"Y. Sheu , \" Modeling well edge proximity effect on highly-scaled mosfets,\" in Proc. of IEEE CICC'05 , 2005 , pp. 831 -- 834 . Y. Sheu et al., \"Modeling well edge proximity effect on highly-scaled mosfets,\" in Proc. of IEEE CICC'05, 2005, pp. 831--834."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996658"},{"key":"e_1_3_2_1_16_1","first-page":"70283A","volume-title":"SPIE","volume":"7028","author":"Gupta P.","year":"2008","unstructured":"P. Gupta , K. Jeong , A. B. Kahng , and C. Park , \" Electrical metrics for lithographic line-end tapering,\" in Proc . SPIE , vol. 7028 , 2008 , p. 70283A . P. Gupta, K. Jeong, A. B. Kahng, and C. Park, \"Electrical metrics for lithographic line-end tapering,\" in Proc. SPIE, vol. 7028, 2008, p. 70283A."},{"key":"e_1_3_2_1_17_1","first-page":"727517","volume-title":"SPIE","volume":"7275","author":"Dai V.","year":"2009","unstructured":"V. Dai , L. Capodieci , J. Yang , and N. Rodriguez , \" Developing drc plus rules through 2d pattern extraction and clustering techniques,\" in Proc . SPIE , vol. 7275 , 2009 , p. 727517 . V. Dai, L. Capodieci, J. Yang, and N. Rodriguez, \"Developing drc plus rules through 2d pattern extraction and clustering techniques,\" in Proc. SPIE, vol. 7275, 2009, p. 727517."},{"key":"e_1_3_2_1_18_1","first-page":"72750D","volume-title":"SPIE","volume":"7275","author":"Chang S.","year":"2009","unstructured":"S. Chang of complex metal 2d design rules using inverse lithography,\" in Proc . SPIE , vol. 7275 , 2009 , p. 72750D . S. Chang et al., \"Exploration of complex metal 2d design rules using inverse lithography,\" in Proc. SPIE, vol. 7275, 2009, p. 72750D."},{"key":"e_1_3_2_1_19_1","first-page":"474","volume-title":"Asia and South Pacific Design Automation ASP-DAC'08","author":"Subramaniam A. R.","year":"2008","unstructured":"A. R. Subramaniam , R. Singhal , C. Wang , and Y. Cao , \" Design rule optimization of regular layout for leakage reduction in nanoscale design,\" in Proc . Asia and South Pacific Design Automation ASP-DAC'08 , 2008 , pp. 474 -- 479 . A. R. Subramaniam, R. Singhal, C. Wang, and Y. Cao, \"Design rule optimization of regular layout for leakage reduction in nanoscale design,\" in Proc. Asia and South Pacific Design Automation ASP-DAC'08, 2008, pp. 474--479."},{"key":"e_1_3_2_1_20_1","first-page":"70280O","volume-title":"SPIE","volume":"7028","author":"Kobayashi S.","year":"2008","unstructured":"S. Kobayashi layout optimization with precise quantification of lithographic yield loss,\" in Proc . SPIE , vol. 7028 , 2008 , p. 70280O . S. Kobayashi et al., \"Yield-centric layout optimization with precise quantification of lithographic yield loss,\" in Proc. SPIE, vol. 7028, 2008, p. 70280O."},{"key":"e_1_3_2_1_21_1","first-page":"72750A","volume-title":"SPIE","volume":"7275","author":"Liebmann L.","year":"2009","unstructured":"L. Liebmann , L. Pileggi , J. Hibbeler , V. Rovner , T. Jhaveri , and G. Northrop , \" Simplify to survive, prescriptive layouts ensure profitable scaling to 32nm and beyond,\" in Proc . SPIE , vol. 7275 , 2009 , p. 72750A . L. Liebmann, L. Pileggi, J. Hibbeler, V. Rovner, T. Jhaveri, and G. Northrop, \"Simplify to survive, prescriptive layouts ensure profitable scaling to 32nm and beyond,\" in Proc. SPIE, vol. 7275, 2009, p. 72750A."},{"key":"e_1_3_2_1_22_1","first-page":"61560A","volume-title":"SPIE","volume":"6156","author":"Yang J.","year":"2006","unstructured":"J. Yang , L. Capodieci , and D. Sylvester , \" Layout verification and optimization based on flexible design rules,\" in Proc . SPIE , vol. 6156 , 2006 , p. 61560A . J. Yang, L. Capodieci, and D. Sylvester, \"Layout verification and optimization based on flexible design rules,\" in Proc. SPIE, vol. 6156, 2006, p. 61560A."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1002\/nav.3800020109"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.55207"},{"key":"e_1_3_2_1_25_1","unstructured":"Nangate open cell library v1.2. {Online}. Available: https:\/\/2.zoppoz.workers.dev:443\/http\/www.si2.org\/openeda. si2.org\/projects\/nangatelib  Nangate open cell library v1.2. {Online}. Available: https:\/\/2.zoppoz.workers.dev:443\/http\/www.si2.org\/openeda. si2.org\/projects\/nangatelib"},{"key":"e_1_3_2_1_26_1","first-page":"69244C","volume-title":"SPIE","volume":"6924","author":"Eichelberger B.","year":"2008","unstructured":"B. Eichelberger overlay improvement capabilities,\" in Proc . SPIE , vol. 6924 , 2008 , p. 69244C . B. Eichelberger et al., \"32nm overlay improvement capabilities,\" in Proc. SPIE, vol. 6924, 2008, p. 69244C."},{"key":"e_1_3_2_1_27_1","first-page":"3","article-title":"Modeling of lithography related yield losses for cad of vlsi circuits","author":"Maly W.","year":"1985","unstructured":"W. Maly , \" Modeling of lithography related yield losses for cad of vlsi circuits ,\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , vol. C AD- 3 , no. 3, 1985 . W. Maly, \"Modeling of lithography related yield losses for cad of vlsi circuits,\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. CAD-3, no. 3, 1985.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.705525"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/368640.368821"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.276.0549"},{"key":"e_1_3_2_1_31_1","first-page":"480","volume-title":"Asia and South Pacific Design Automation ASP-DAC'08","author":"Gupta P.","year":"2008","unstructured":"P. Gupta , A. B. Kahng , Y. Kim , S. Shah , and D. Sylvester , \" Investigation of diffusion rounding for post-lithography analysis,\" in Proc . Asia and South Pacific Design Automation ASP-DAC'08 , 2008 , pp. 480 -- 485 . P. Gupta, A. B. Kahng, Y. Kim, S. Shah, and D. Sylvester, \"Investigation of diffusion rounding for post-lithography analysis,\" in Proc. Asia and South Pacific Design Automation ASP-DAC'08, 2008, pp. 480--485."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278685"},{"key":"e_1_3_2_1_33_1","first-page":"61560T","volume-title":"SPIE","volume":"6156","author":"Gupta P.","year":"2006","unstructured":"P. Gupta , A. B. Kahng , S. Nakagawa , S. Shah , and P. Sharma , \" Lithography simulation-based full-chip design analyses,\" in Proc . SPIE , vol. 6156 , 2006 , p. 61560T . P. Gupta, A. B. Kahng, S. Nakagawa, S. Shah, and P. Sharma, \"Lithography simulation-based full-chip design analyses,\" in Proc. SPIE, vol. 6156, 2006, p. 61560T."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233585"},{"key":"e_1_3_2_1_35_1","first-page":"69250B","volume-title":"SPIE","volume":"6925","author":"Smayling M. C.","year":"2008","unstructured":"M. C. Smayling , H. Liu , and L. Cai , \" Low k1 logic design using gridded design rules,\" in Proc . SPIE , vol. 6925 , 2008 , p. 69250B . M. C. Smayling, H. Liu, and L. Cai, \"Low k1 logic design using gridded design rules,\" in Proc. SPIE, vol. 6925, 2008, p. 69250B."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776031"},{"key":"e_1_3_2_1_37_1","unstructured":"Freepdk. {Online}. Available: https:\/\/2.zoppoz.workers.dev:443\/http\/www.eda.ncsu.edu\/wiki\/FreePDK  Freepdk. {Online}. Available: https:\/\/2.zoppoz.workers.dev:443\/http\/www.eda.ncsu.edu\/wiki\/FreePDK"},{"key":"e_1_3_2_1_38_1","unstructured":"{Online}. Available: https:\/\/2.zoppoz.workers.dev:443\/http\/www.opencores.org\/  {Online}. Available: https:\/\/2.zoppoz.workers.dev:443\/http\/www.opencores.org\/"},{"key":"e_1_3_2_1_39_1","first-page":"63490H","volume-title":"SPIE","volume":"6349","author":"Kahng A. B.","year":"2006","unstructured":"A. B. Kahng , C. Park , and X. Xu , \" Fast dual graph-based hotspot detection,\" in Proc . SPIE , vol. 6349 , 2006 , p. 63490H . A. B. Kahng, C. Park, and X. Xu, \"Fast dual graph-based hotspot detection,\" in Proc. SPIE, vol. 6349, 2006, p. 63490H."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391598"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.5555\/1396807.1397257"}],"event":{"name":"ICCAD '09: The International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE Council on Electronic Design Automation (CEDA)"],"location":"San Jose California","acronym":"ICCAD '09"},"container-title":["Proceedings of the 2009 International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/dl.acm.org\/doi\/10.1145\/1687399.1687513","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/dl.acm.org\/doi\/pdf\/10.1145\/1687399.1687513","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:26:22Z","timestamp":1750278382000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/dl.acm.org\/doi\/10.1145\/1687399.1687513"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,11,2]]},"references-count":41,"alternative-id":["10.1145\/1687399.1687513","10.1145\/1687399"],"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1145\/1687399.1687513","relation":{},"subject":[],"published":{"date-parts":[[2009,11,2]]},"assertion":[{"value":"2009-11-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}