{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:15:52Z","timestamp":1763468152868,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":95,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,5,29]],"date-time":"2013-05-29T00:00:00Z","timestamp":1369785600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,5,29]]},"DOI":"10.1145\/2463209.2488857","type":"proceedings-article","created":{"date-parts":[[2013,5,28]],"date-time":"2013-05-28T16:35:41Z","timestamp":1369758941000},"page":"1-10","update-policy":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":144,"title":["Reliable on-chip systems in the nano-era"],"prefix":"10.1145","author":[{"given":"J\u00f6rg","family":"Henkel","sequence":"first","affiliation":[{"name":"KIT Karlsruhe"}]},{"given":"Lars","family":"Bauer","sequence":"additional","affiliation":[{"name":"KIT Karlsruhe"}]},{"given":"Nikil","family":"Dutt","sequence":"additional","affiliation":[{"name":"UCI Irvine"}]},{"given":"Puneet","family":"Gupta","sequence":"additional","affiliation":[{"name":"UCLA Los Angeles"}]},{"given":"Sani","family":"Nassif","sequence":"additional","affiliation":[{"name":"IBM Austin"}]},{"given":"Muhammad","family":"Shafique","sequence":"additional","affiliation":[{"name":"KIT Karlsruhe"}]},{"given":"Mehdi","family":"Tahoori","sequence":"additional","affiliation":[{"name":"KIT Karlsruhe"}]},{"given":"Norbert","family":"Wehn","sequence":"additional","affiliation":[{"name":"Uni Kaiserslautern"}]}],"member":"320","published-online":{"date-parts":[[2013,5,29]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"\"Int'l technology roadmap for semiconductors\" 2009.  \"Int'l technology roadmap for semiconductors\" 2009."},{"issue":"99","key":"e_1_3_2_1_2_1","article-title":"Hardware variability-aware duty cycling for embedded sensors","author":"Wanner L.","year":"2012","unstructured":"L. Wanner , \" Hardware variability-aware duty cycling for embedded sensors \", IEEE Transactions on Very Large Scale Integration Systems , vol. PP, no. 99 , 2012 . L. Wanner et al., \"Hardware variability-aware duty cycling for embedded sensors\", IEEE Transactions on Very Large Scale Integration Systems, vol. PP, no. 99, 2012.","journal-title":"IEEE Transactions on Very Large Scale Integration Systems"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.24"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2012.2192414"},{"issue":"4","key":"e_1_3_2_1_5_1","article-title":"Compact modeling and simulation of circuit reliability for 65nm cmos technology","volume":"7","author":"Wang W.","year":"2007","unstructured":"W. Wang , \" Compact modeling and simulation of circuit reliability for 65nm cmos technology \", IEEE Trans. on Device and Materials Reliability , vol. 7 , no. 4 , 2007 . W. Wang et al., \"Compact modeling and simulation of circuit reliability for 65nm cmos technology\", IEEE Trans. on Device and Materials Reliability, vol. 7, no. 4, 2007.","journal-title":"IEEE Trans. on Device and Materials Reliability"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280814"},{"key":"e_1_3_2_1_7_1","volume-title":"Int'l Reliability Physics Symposium","author":"Velamala J. B.","year":"2012","unstructured":"J. B. Velamala , \" Aging statistics based on trap-ping\/detrapping: Silicon evidence, modeling and long-term prediction \", in Int'l Reliability Physics Symposium , 2012 . J. B. Velamala et al., \"Aging statistics based on trap-ping\/detrapping: Silicon evidence, modeling and long-term prediction\", in Int'l Reliability Physics Symposium, 2012."},{"key":"e_1_3_2_1_8_1","volume-title":"JPL Publ.","author":"White M.","year":"2008","unstructured":"M. White , \"Microelectronics reliability : physics-of-failure based modeling and lifetime evaluation \", JPL Publ. , 2008 . M. White, \"Microelectronics reliability: physics-of-failure based modeling and lifetime evaluation\", JPL Publ., 2008."},{"key":"e_1_3_2_1_9_1","first-page":"619","article-title":"Effect of thermal gradients on the electro-migration life-time in power electronics","author":"Nguyen H.","year":"2004","unstructured":"H. Nguyen , \" Effect of thermal gradients on the electro-migration life-time in power electronics \", IEEE Int'l Symposium on Reliability Physics , pp. 619 -- 620 , 2004 . H. Nguyen et al., \"Effect of thermal gradients on the electro-migration life-time in power electronics\", IEEE Int'l Symposium on Reliability Physics, pp. 619--620, 2004.","journal-title":"IEEE Int'l Symposium on Reliability Physics"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2005.12.004"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006725"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003511"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784522"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS.2008.5782774"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/832300.836639"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2006.83"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.62.0200"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/1870926.1870937"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.85"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956570"},{"issue":"1","key":"e_1_3_2_1_21_1","article-title":"A hardware overview of the NonStop Himalaya K10000 server","volume":"10","author":"Kong C.","year":"1994","unstructured":"C. Kong , \" A hardware overview of the NonStop Himalaya K10000 server \", Tandem Syst. Review , vol. 10 , no. 1 , 1994 . C. Kong, \"A hardware overview of the NonStop Himalaya K10000 server\", Tandem Syst. Review, vol. 10, no. 1, 1994.","journal-title":"Tandem Syst. Review"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/23.556880"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488831"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.70"},{"key":"e_1_3_2_1_25_1","first-page":"123","article-title":"A 65nm bistable cross-coupled dual modular redundancy Flip-Flop capable of protecting soft errors on the C-element","author":"Furuta J.","year":"2010","unstructured":"J. Furuta , \" A 65nm bistable cross-coupled dual modular redundancy Flip-Flop capable of protecting soft errors on the C-element \", in IEEE Sym. on VLSIC , 2010 , pp. 123 -- 124 . J. Furuta et al., \"A 65nm bistable cross-coupled dual modular redundancy Flip-Flop capable of protecting soft errors on the C-element\", in IEEE Sym. on VLSIC, 2010, pp. 123--124.","journal-title":"IEEE Sym. on VLSIC"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2014563"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2013347"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403462"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818146"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.282.0124"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.855790"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.103"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320111"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.8"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373462"},{"key":"e_1_3_2_1_36_1","first-page":"282","article-title":"A 45nm resilient and adaptive microprocessor core for dynamic variation tolerance","author":"Tschanz J.","year":"2010","unstructured":"J. Tschanz , \" A 45nm resilient and adaptive microprocessor core for dynamic variation tolerance \", in IEEE Int'l Solid-State Circuits Conference , 2010 , pp. 282 -- 283 . J. Tschanz et al., \"A 45nm resilient and adaptive microprocessor core for dynamic variation tolerance\", in IEEE Int'l Solid-State Circuits Conference, 2010, pp. 282--283.","journal-title":"IEEE Int'l Solid-State Circuits Conference"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.5555\/1509633.1509709"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2100531"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.39"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469571"},{"key":"e_1_3_2_1_41_1","first-page":"49","volume-title":"Asia and South Pacific Design Automation Conf.","author":"Coskun A. K.","year":"2008","unstructured":"A. K. Coskun MPSoC scheduling for reducing hot spots and gradients \", Asia and South Pacific Design Automation Conf. , pp. 49 -- 54 , 2008 . A. K. Coskun et al., \"Temperature-aware MPSoC scheduling for reducing hot spots and gradients\", Asia and South Pacific Design Automation Conf., pp. 49--54, 2008."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.39"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2380445.2380488"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.98"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1113841.1113843"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/24.994913"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.43"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2003.1214380"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/24.914544"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/1086228.1086266"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2012.57"},{"key":"e_1_3_2_1_54_1","first-page":"33","volume-title":"International Symposium on Quality Electronic Design","author":"Ahmed F.","year":"2012","unstructured":"F. Ahmed compiler-directed register assignment for embedded systems \", in International Symposium on Quality Electronic Design , 2012 , pp. 33 -- 40 . F. Ahmed et al., \"Wearout-aware compiler-directed register assignment for embedded systems\", in International Symposium on Quality Electronic Design, 2012, pp. 33--40."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2009.65"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.5555\/647881.737934"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2008.23"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2006.33"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176781"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837491"},{"key":"e_1_3_2_1_61_1","first-page":"1560","volume-title":"Automation and Test in Europe","author":"Leem L.","year":"2010","unstructured":"L. Leem : Error resilient system architecture for probabilistic applications\", in Int'l Conf. on Design , Automation and Test in Europe , 2010 , pp. 1560 -- 1565 . L. Leem et al., \"ERSA: Error resilient system architecture for probabilistic applications\", in Int'l Conf. on Design, Automation and Test in Europe, 2010, pp. 1560--1565."},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403484"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/ESTMED.2008.4696987"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956571"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.1274005"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-28293-5_2"},{"key":"e_1_3_2_1_67_1","unstructured":"\"NSF Variability Expedition\" https:\/\/2.zoppoz.workers.dev:443\/http\/variability.org.  \"NSF Variability Expedition\" https:\/\/2.zoppoz.workers.dev:443\/http\/variability.org."},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.18"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.64"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.47"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852033"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.139"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465256"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2012.6313867"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039408"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228601"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/1086228.1086266"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2223467"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837411"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2011.1157"},{"key":"e_1_3_2_1_81_1","first-page":"1","volume-title":"Computer Architecture","author":"Kahng A.","year":"2010","unstructured":"A. Kahng a processor from the ground up to allow voltage\/reliability tradeoffs\", in IEEE Int'l Symp. on High Perf . Computer Architecture , 2010 , pp. 1 -- 11 . A. Kahng et al., \"Designing a processor from the ground up to allow voltage\/reliability tradeoffs\", in IEEE Int'l Symp. on High Perf. Computer Architecture, 2010, pp. 1--11."},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2167360"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1145\/2380445.2380457","volume-title":"CODES+ISSS","author":"Bathen L. A. D.","year":"2012","unstructured":"L. A. D. Bathen , \" ViPZonE: OS-level memory variability-driven physical address zoning for energy savings \", in CODES+ISSS , 2012 , pp. 33 -- 42 . 10.1145\/2380445.2380457 L. A. D. Bathen et al., \"ViPZonE: OS-level memory variability-driven physical address zoning for energy savings\", in CODES+ISSS, 2012, pp. 33--42. 10.1145\/2380445.2380457"},{"key":"e_1_3_2_1_84_1","first-page":"633","article-title":"DDRO: A novel performance monitoring methodology based on design-dependent ring oscillators","author":"Chan T.-B.","year":"2012","unstructured":"T.-B. Chan , \" DDRO: A novel performance monitoring methodology based on design-dependent ring oscillators \", in Int'l Symp. on Quality Electronic Design , 2012 , pp. 633 -- 640 . T.-B. Chan et al., \"DDRO: A novel performance monitoring methodology based on design-dependent ring oscillators\", in Int'l Symp. on Quality Electronic Design, 2012, pp. 633--640.","journal-title":"Int'l Symp. on Quality Electronic Design"},{"key":"e_1_3_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2005.1502635"},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2163894"},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485358"},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700583"},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2008.4630072"},{"key":"e_1_3_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687457"},{"key":"e_1_3_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039401"},{"key":"e_1_3_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320885"},{"key":"e_1_3_2_1_93_1","first-page":"236","volume-title":"IEEE Latin American Symp. on Circuits and Systems","author":"Krishnappa S.","year":"2010","unstructured":"S. Krishnappa , H. Singh , and H. Mahmoodi , \" Incorporating effects of process, voltage, and temperature variation in BTI model for circuit design \", in IEEE Latin American Symp. on Circuits and Systems , 2010 , pp. 236 -- 239 . S. Krishnappa, H. Singh, and H. Mahmoodi, \"Incorporating effects of process, voltage, and temperature variation in BTI model for circuit design\", in IEEE Latin American Symp. on Circuits and Systems, 2010, pp. 236--239."},{"key":"e_1_3_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278573"},{"key":"e_1_3_2_1_95_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.42"}],"event":{"name":"DAC '13: The 50th Annual Design Automation Conference 2013","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Austin Texas","acronym":"DAC '13"},"container-title":["Proceedings of the 50th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/dl.acm.org\/doi\/10.1145\/2463209.2488857","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/dl.acm.org\/doi\/pdf\/10.1145\/2463209.2488857","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:39:38Z","timestamp":1750235978000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/dl.acm.org\/doi\/10.1145\/2463209.2488857"}},"subtitle":["lessons learnt and future trends"],"short-title":[],"issued":{"date-parts":[[2013,5,29]]},"references-count":95,"alternative-id":["10.1145\/2463209.2488857","10.1145\/2463209"],"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1145\/2463209.2488857","relation":{},"subject":[],"published":{"date-parts":[[2013,5,29]]},"assertion":[{"value":"2013-05-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}