{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:31:15Z","timestamp":1750221075834,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,11,5]],"date-time":"2018-11-05T00:00:00Z","timestamp":1541376000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,11,5]]},"DOI":"10.1145\/3240765.3240770","type":"proceedings-article","created":{"date-parts":[[2018,11,6]],"date-time":"2018-11-06T13:36:57Z","timestamp":1541511417000},"page":"1-8","update-policy":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["A ferroelectric FET based power-efficient architecture for data-intensive computing"],"prefix":"10.1145","author":[{"given":"Yun","family":"Long","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taesik","family":"Na","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Prakshi","family":"Rastogi","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karthik","family":"Rao","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Asif Islam","family":"Khan","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudhakar","family":"Yalamanchili","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saibal","family":"Mukhopadhyay","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,11,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.13"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"key":"e_1_3_2_1_3_1","first-page":"541","volume-title":"2017 IEEE International Symposium on","author":"Song L.","year":"2017","unstructured":"L. Song, X. Qian, H. Li, and Y. Chen, \"PipeLayer: A pipelined ReRAM-based accelerator for deep learning,\" in High Performance Computer Architecture (HPCA), 2017 IEEE International Symposium on, 2017, pp. 541--552: IEEE."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173171"},{"key":"e_1_3_2_1_5_1","first-page":"10.4","volume-title":"2012 IEEE International","author":"Yu S.","year":"2012","unstructured":"S. Yu, B. Gao, Z. Fang, H. Yu, J. Kang, and H.-S. P. Wong, \"A neuromorphic visual system using RRAM synaptic devices with sub-pJ energy and tolerance to variability: Experimental characterization and large-scale modeling,\" in Electron Devices Meeting (IEDM), 2012 IEEE International, 2012, pp. 10.4. 1--10.4. 4: IEEE."},{"key":"e_1_3_2_1_6_1","first-page":"16.2","volume-title":"2016 IEEE International","author":"Yu S.","year":"2016","unstructured":"S. Yu et al., \"Binary neural network with 16 Mb RRAM macro chip for classification and online training,\" in Electron Devices Meeting (IEDM), 2016 IEEE International, 2016, pp. 16.2. 1--16.2. 4: IEEE."},{"key":"e_1_3_2_1_7_1","first-page":"4.5","volume-title":"2016 IEEE International","author":"Nail C.","year":"2016","unstructured":"C. Nail et al., \"Understanding RRAM endurance, retention and window margin trade-off using experimental results and simulations,\" in Electron Devices Meeting (IEDM), 2016 IEEE International, 2016, pp. 4.5. 1--4.5. 4: IEEE."},{"key":"e_1_3_2_1_8_1","first-page":"25.6","volume-title":"2013 IEEE International","author":"Park S.","year":"2013","unstructured":"S. Park et al., \"Neuromorphic speech systems using advanced ReRAM-based synapse,\" in Electron Devices Meeting (IEDM), 2013 IEEE International, 2013, pp. 25.6. 1--25.6. 4: IEEE."},{"key":"e_1_3_2_1_9_1","first-page":"11.5","volume-title":"2016 IEEE International","author":"Trentzsch M.","year":"2016","unstructured":"M. Trentzsch et al., \"A 28nm HKMG super low power embedded NVM technology based on ferroelectric FETs,\" in Electron Devices Meeting (IEDM), 2016 IEEE International, 2016, pp. 11.5. 1--11.5. 4: IEEE."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2177435"},{"key":"e_1_3_2_1_11_1","first-page":"12.1","volume-title":"2016 IEEE International","author":"Lee M.","year":"2016","unstructured":"M. Lee et al., \"Physical thickness 1. x nm ferroelectric HfZrOx negative capacitance FETs,\" in Electron Devices Meeting (IEDM), 2016 IEEE International, 2016, pp. 12.1. 1--12.1. 4: IEEE."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998165"},{"key":"e_1_3_2_1_13_1","volume-title":"Models, Systems, and Applications,\" presented at the DATE","author":"Aziz A.","year":"2018","unstructured":"A. Aziz, \"Computing with Ferroelectric FETs: Devices, Models, Systems, and Applications,\" presented at the DATE, 2018."},{"key":"e_1_3_2_1_14_1","volume-title":"Xiaobo Sharon Hu, \"Design and Optimization of FeFET-based Crossbars for Binary Convolution Neural Networks,\" presented at the DATE","author":"Xiaoming Chen X. Y.","year":"2018","unstructured":"X. Y. Xiaoming Chen, Michael Niemier, Xiaobo Sharon Hu, \"Design and Optimization of FeFET-based Crossbars for Binary Convolution Neural Networks,\" presented at the DATE, 2018."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"key":"e_1_3_2_1_16_1","first-page":"22","article-title":"CACTI 6.0: A tool to model large caches","author":"Muralimanohar N.","year":"2009","unstructured":"N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, \"CACTI 6.0: A tool to model large caches,\" HP laboratories, pp. 22--31, 2009.","journal-title":"HP laboratories"},{"key":"e_1_3_2_1_17_1","unstructured":"H. M. C. Consortium \"Hybrid memory cube specification 1.0 \" Last Revision Jan 2013."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1021\/nn501824r"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021745"}],"event":{"name":"ICCAD '18: IEEE\/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN","sponsor":["IEEE-EDS Electronic Devices Society","IEEE CAS","IEEE CEDA"],"location":"San Diego California","acronym":"ICCAD '18"},"container-title":["Proceedings of the International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/dl.acm.org\/doi\/10.1145\/3240765.3240770","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/dl.acm.org\/doi\/pdf\/10.1145\/3240765.3240770","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:57:32Z","timestamp":1750208252000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/dl.acm.org\/doi\/10.1145\/3240765.3240770"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11,5]]},"references-count":19,"alternative-id":["10.1145\/3240765.3240770","10.1145\/3240765"],"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1145\/3240765.3240770","relation":{},"subject":[],"published":{"date-parts":[[2018,11,5]]},"assertion":[{"value":"2018-11-05","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}