{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,31]],"date-time":"2025-07-31T00:38:23Z","timestamp":1753922303314,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":9,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,2]],"date-time":"2019-06-02T00:00:00Z","timestamp":1559433600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,2]]},"DOI":"10.1145\/3316781.3322477","type":"proceedings-article","created":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T18:07:13Z","timestamp":1558634833000},"page":"1-2","update-policy":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Merging Everything (ME)"],"prefix":"10.1145","author":[{"given":"Xiaoming","family":"Chen","sequence":"first","affiliation":[{"name":"State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences"}]},{"given":"Longxiang","family":"Yin","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences"}]},{"given":"Bosheng","family":"Liu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences"}]},{"given":"Yinhe","family":"Han","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences"}]}],"member":"320","published-online":{"date-parts":[[2019,6,2]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"ASU. 2011. Predictive Technology Model. https:\/\/2.zoppoz.workers.dev:443\/http\/ptm.asu.edu\/  ASU. 2011. Predictive Technology Model. https:\/\/2.zoppoz.workers.dev:443\/http\/ptm.asu.edu\/"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"H.-L. Chang etal 2011. Physical mechanism of HfO2-based bipolar resistive random access memory. In VLSI-TSA. 1--2.  H.-L. Chang et al. 2011. Physical mechanism of HfO2-based bipolar resistive random access memory. In VLSI-TSA. 1--2.","DOI":"10.1109\/VTSA.2011.5872253"},{"key":"e_1_3_2_1_3_1","first-page":"1","article-title":"Power and Area Efficient FPGA Building Blocks Based on Ferroelectric FETs","volume":"99","author":"Chen X.","year":"2019","unstructured":"X. Chen 2019 . Power and Area Efficient FPGA Building Blocks Based on Ferroelectric FETs . IEEE TCAS-I PP , 99 (2019), 1 -- 14 . X. Chen et al. 2019. Power and Area Efficient FPGA Building Blocks Based on Ferroelectric FETs. IEEE TCAS-I PP, 99 (2019), 1--14.","journal-title":"IEEE TCAS-I PP"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.125"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1561\/1000000005"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106959"},{"key":"e_1_3_2_1_7_1","unstructured":"Xilinx. 2010. Virtex-4 Family Overview. https:\/\/2.zoppoz.workers.dev:443\/https\/www.xilinx.com\/support\/documentation\/data_sheets\/ds112.pdf  Xilinx. 2010. Virtex-4 Family Overview. https:\/\/2.zoppoz.workers.dev:443\/https\/www.xilinx.com\/support\/documentation\/data_sheets\/ds112.pdf"},{"key":"e_1_3_2_1_8_1","unstructured":"Xilinx. 2018. 7 Series FPGAs Data Sheet: Overview. https:\/\/2.zoppoz.workers.dev:443\/https\/www.xilinx.com\/support\/documentation\/data sheets\/ds180 7Series_Overview.pdf  Xilinx. 2018. 7 Series FPGAs Data Sheet: Overview. https:\/\/2.zoppoz.workers.dev:443\/https\/www.xilinx.com\/support\/documentation\/data sheets\/ds180 7Series_Overview.pdf"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174244"}],"event":{"name":"DAC '19: The 56th Annual Design Automation Conference 2019","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Las Vegas NV USA","acronym":"DAC '19"},"container-title":["Proceedings of the 56th Annual Design Automation Conference 2019"],"original-title":[],"link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/dl.acm.org\/doi\/10.1145\/3316781.3322477","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/dl.acm.org\/doi\/pdf\/10.1145\/3316781.3322477","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:37Z","timestamp":1750204417000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/dl.acm.org\/doi\/10.1145\/3316781.3322477"}},"subtitle":["A Unified FPGA Architecture Based on Logic-in-Memory Techniques"],"short-title":[],"issued":{"date-parts":[[2019,6,2]]},"references-count":9,"alternative-id":["10.1145\/3316781.3322477","10.1145\/3316781"],"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1145\/3316781.3322477","relation":{},"subject":[],"published":{"date-parts":[[2019,6,2]]},"assertion":[{"value":"2019-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}