{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T14:27:45Z","timestamp":1649168865752},"reference-count":14,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2012]]},"DOI":"10.1587\/transinf.e95.d.345","type":"journal-article","created":{"date-parts":[[2012,2,1]],"date-time":"2012-02-01T06:19:59Z","timestamp":1328077199000},"page":"345-353","source":"Crossref","is-referenced-by-count":0,"title":["A Novel Framework for Effective Preemptive Hardware Multitasking on FPGAs"],"prefix":"10.1587","volume":"E95-D","author":[{"given":"Krzysztof","family":"JOZWIK","sequence":"first","affiliation":[{"name":"Graduate School of Information Science, Nagoya University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroyuki","family":"TOMIYAMA","sequence":"additional","affiliation":[{"name":"College of Science and Engineering, Ritsumeikan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shinya","family":"HONDA","sequence":"additional","affiliation":[{"name":"Graduate School of Information Science, Nagoya University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroaki","family":"TAKADA","sequence":"additional","affiliation":[{"name":"Graduate School of Information Science, Nagoya University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] B.H. Walder and M. Platzer, “A runtime environment for reconfigurable hardware operating systems,” FPL, 2004.","DOI":"10.1007\/978-3-540-30117-2_84"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] D. Andrews et al., “Programming models for hybrid FPGA-CPU computational components: A missing link,” IEEE Micro, vol.24, 2004.","DOI":"10.1109\/MM.2004.36"},{"key":"3","unstructured":"[3] H. Kalte and M. Porrmann, “Context saving and restoring for multitasking in reconfigurable systems,” FPL, 2005."},{"key":"4","unstructured":"[4] L. Levinson et al., “Preemptive multitasking on FPGAs,” FCCM, 2000."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] S. Jovanovic et al., “Hardware preemptive multitasking mechanism based on scan-path register structure for FPGA-based reconfigurable systems,” AHS, 2007.","DOI":"10.1109\/AHS.2007.4"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] D. Koch et al., “Efficient hardware checkpointing: Concepts, overhead analysis, and implementation,” FPGA, 2007.","DOI":"10.1145\/1216919.1216950"},{"key":"7","unstructured":"[7] Xilinx, Inc., UG071 (v1.10): Virtex-4 FPGA Configuration User Guide, 2008."},{"key":"8","unstructured":"[8] Xilinx, Inc., UG070 (v2.5): Virtex-4 FPGA User Guide, 2008."},{"key":"9","unstructured":"[9] Xilinx, Inc., XAPP988 (v1.0): Correcting Single-Event Upsets in Virtex-4 Platform FPGA Configuration Memory, 2008."},{"key":"10","unstructured":"[10] Xilinx, Inc., UG702 (v12.3): Partial Reconfiguration User Guide, 2010."},{"key":"11","unstructured":"[11] Xilinx, Inc., UG208 (v1.2): Early Access Partial Reconfiguration User Guide-For ISE 9.2.04i, 2008."},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] C. Claus et al., “A multi-platform controller allowing for maximum dynamic partial reconfiguration throughput,” FPL, 2008.","DOI":"10.1109\/FPL.2008.4630002"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] J. Delorme et al., “New opbhwicap interface for realtime partial reconfiguration of FPGA,” ReConFig, 2009.","DOI":"10.1109\/ReConFig.2009.69"},{"key":"14","unstructured":"[14] R. Nair et al., “A symbol based algorithm for hardware implementation of cyclic redundancy check (CRC),” VHDL International Users' Forum, 1997."}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/www.jstage.jst.go.jp\/article\/transinf\/E95.D\/2\/E95.D_2_345\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,26]],"date-time":"2021-04-26T06:41:34Z","timestamp":1619419294000},"score":1,"resource":{"primary":{"URL":"https:\/\/2.zoppoz.workers.dev:443\/http\/www.jstage.jst.go.jp\/article\/transinf\/E95.D\/2\/E95.D_2_345\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"references-count":14,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2012]]}},"URL":"https:\/\/2.zoppoz.workers.dev:443\/https\/doi.org\/10.1587\/transinf.e95.d.345","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012]]}}}