{"id":"https://openalex.org/W4386763434","doi":"https://doi.org/10.1109/dac56929.2023.10247947","title":"Chiplets: How Small is too Small?","display_name":"Chiplets: How Small is too Small?","publication_year":2023,"publication_date":"2023-07-09","ids":{"openalex":"https://openalex.org/W4386763434","doi":"https://doi.org/10.1109/dac56929.2023.10247947"},"language":"en","primary_location":{"id":"doi:10.1109/dac56929.2023.10247947","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac56929.2023.10247947","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 60th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039211292","display_name":"Alexander Graening","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Alexander Graening","raw_affiliation_strings":["University of California,Department of Electrical and Computer Engineering,Los Angeles","Department of Electrical and Computer Engineering, University of California, Los Angeles"],"affiliations":[{"raw_affiliation_string":"University of California,Department of Electrical and Computer Engineering,Los Angeles","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036103216","display_name":"Saptadeep Pal","orcid":"https://orcid.org/0000-0002-8777-8573"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saptadeep Pal","raw_affiliation_strings":["University of California,Department of Electrical and Computer Engineering,Los Angeles","Department of Electrical and Computer Engineering, University of California, Los Angeles"],"affiliations":[{"raw_affiliation_string":"University of California,Department of Electrical and Computer Engineering,Los Angeles","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084229134","display_name":"Puneet Gupta","orcid":"https://orcid.org/0000-0002-6188-1134"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Puneet Gupta","raw_affiliation_strings":["University of California,Department of Electrical and Computer Engineering,Los Angeles","Department of Electrical and Computer Engineering, University of California, Los Angeles"],"affiliations":[{"raw_affiliation_string":"University of California,Department of Electrical and Computer Engineering,Los Angeles","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5039211292"],"corresponding_institution_ids":["https://openalex.org/I161318765"],"apc_list":null,"apc_paid":null,"fwci":6.9801,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.97775732,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5613148212432861},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5451279878616333},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5039462447166443},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.4796731472015381},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.47253870964050293},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44144561886787415},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4407913088798523},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3275038003921509},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.26080310344696045},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.191510409116745},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12300044298171997},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1126377284526825}],"concepts":[{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5613148212432861},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5451279878616333},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5039462447166443},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.4796731472015381},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.47253870964050293},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44144561886787415},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4407913088798523},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3275038003921509},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.26080310344696045},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.191510409116745},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12300044298171997},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1126377284526825},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac56929.2023.10247947","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac56929.2023.10247947","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 60th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320323783","display_name":"ASML","ror":"https://ror.org/01vxknj13"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1505521149","https://openalex.org/W1541604665","https://openalex.org/W1559424388","https://openalex.org/W2008661271","https://openalex.org/W2033493616","https://openalex.org/W2057482298","https://openalex.org/W2070552259","https://openalex.org/W2111228273","https://openalex.org/W2165228472","https://openalex.org/W2742519254","https://openalex.org/W2973029716","https://openalex.org/W2991479671","https://openalex.org/W3006667757","https://openalex.org/W3111562648","https://openalex.org/W3127355095","https://openalex.org/W3136544462","https://openalex.org/W3187121194","https://openalex.org/W4200622472","https://openalex.org/W4206364646","https://openalex.org/W4250657101","https://openalex.org/W6630364782"],"related_works":["https://openalex.org/W1991674760","https://openalex.org/W2356685426","https://openalex.org/W2167013804","https://openalex.org/W1981187963","https://openalex.org/W4248206292","https://openalex.org/W2069428076","https://openalex.org/W2895779981","https://openalex.org/W1963651322","https://openalex.org/W4236991191","https://openalex.org/W2368507076"],"abstract_inverted_index":{"As":[0],"chiplet":[1,20,63,98,113],"systems":[2],"increase":[3],"in":[4,46,139,146,164,174],"popularity,":[5],"it":[6],"is":[7],"important":[8],"to":[9,18,133],"revisit":[10],"the":[11,55,61,70,111,155,169,177],"tradeoffs":[12],"for":[13,148,171],"converting":[14],"a":[15,19,73,81,90,102],"monolithic":[16,83],"design":[17,75],"system.":[21],"Chip":[22],"yield,":[23],"reusability,":[24],"performance":[25],"binning,":[26],"and":[27,37,50,94,124,141],"floorplanning":[28],"push":[29,40],"us":[30,41],"toward":[31,42],"smaller":[32],"chiplets.":[33],"Meanwhile,":[34],"inter-chiplet":[35],"interconnect":[36],"assembly":[38],"overheads":[39],"larger":[43],"chips":[44],"both":[45,120,165],"terms":[47],"of":[48,57,72,92,105,127],"power":[49],"cost.":[51],"This":[52,167],"work":[53],"explores":[54],"impacts":[56],"these":[58],"considerations":[59],"on":[60,85,101,121,125],"minimum":[62],"size":[64,99],"that":[65,76,96,110,115],"makes":[66,168],"sense.":[67],"We":[68],"examine":[69],"case":[71,170],"large":[74],"could":[77],"be":[78,134],"built":[79],"as":[80,89],"single":[82],"system":[84,91],"chip":[86],"(SoC)":[87],"or":[88],"chiplets":[93],"show":[95],"optimal":[97,130,156],"depends":[100,119],"wide":[103],"range":[104],"parameters.":[106],"Our":[107],"analysis":[108],"indicates":[109],"smallest":[112],"sizes":[114],"are":[116],"viable":[117],"cost-wise":[118],"technology":[122],"node":[123],"type":[126,150],"logic.":[128,151],"The":[129],"point":[131,157],"appears":[132],"50-150mm":[135],"<sup":[136,143,161],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[137,144,162],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[138,145,163],"40nm":[140],"40-80mm":[142],"7nm":[147],"microprocessor":[149],"For":[152],"random":[153],"logic,":[154],"increases":[158],"beyond":[159],"200mm":[160],"cases.":[166],"chipletization":[172],"weaker":[173],"all":[175],"but":[176],"largest":[178],"SoCs.":[179]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":13},{"year":2024,"cited_by_count":9}],"updated_date":"2026-03-27T14:29:43.386196","created_date":"2025-10-10T00:00:00"}