{"id":"https://openalex.org/W2121798074","doi":"https://doi.org/10.1109/dsd.2012.38","title":"CRT RSA Hardware Architecture with Fault and Simple Power Attack Countermeasures","display_name":"CRT RSA Hardware Architecture with Fault and Simple Power Attack Countermeasures","publication_year":2012,"publication_date":"2012-09-01","ids":{"openalex":"https://openalex.org/W2121798074","doi":"https://doi.org/10.1109/dsd.2012.38","mag":"2121798074"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2012.38","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2012.38","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 15th Euromicro Conference on Digital System Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073797976","display_name":"Apostolos P. Fournaris","orcid":"https://orcid.org/0000-0002-4758-2349"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Apostolos P. Fournaris","raw_affiliation_strings":["VLSI Design Laboratory, Department of Electrical and Computer Engineering, University of Patras, Greece","Dept. of Electr. & Comput. Eng., Univ. OF PATRAS, Patras, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, Department of Electrical and Computer Engineering, University of Patras, Greece","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. OF PATRAS, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090802119","display_name":"Odysseas Koufopavlou","orcid":"https://orcid.org/0000-0002-6287-7073"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Odysseas Koufopavlou","raw_affiliation_strings":["VLSI Design Laboratory, Department of Electrical and Computer Engineering, University of Patras, Greece","Dept. of Electr. & Comput. Eng., Univ. OF PATRAS, Patras, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, Department of Electrical and Computer Engineering, University of Patras, Greece","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. OF PATRAS, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I174878644"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.19225344,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"18","issue":null,"first_page":"661","last_page":"667"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7677311897277832},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5618769526481628},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5613775253295898},{"id":"https://openalex.org/keywords/side-channel-attack","display_name":"Side channel attack","score":0.5603517889976501},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.5587791800498962},{"id":"https://openalex.org/keywords/power-analysis","display_name":"Power analysis","score":0.5475637912750244},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.4403197765350342},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41230782866477966},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33291250467300415},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18222960829734802},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10272759199142456},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.08822667598724365}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7677311897277832},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5618769526481628},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5613775253295898},{"id":"https://openalex.org/C49289754","wikidata":"https://www.wikidata.org/wiki/Q2267081","display_name":"Side channel attack","level":3,"score":0.5603517889976501},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.5587791800498962},{"id":"https://openalex.org/C71743495","wikidata":"https://www.wikidata.org/wiki/Q2845210","display_name":"Power analysis","level":3,"score":0.5475637912750244},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.4403197765350342},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41230782866477966},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33291250467300415},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18222960829734802},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10272759199142456},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.08822667598724365}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2012.38","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2012.38","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 15th Euromicro Conference on Digital System Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W118467740","https://openalex.org/W200116028","https://openalex.org/W1493873707","https://openalex.org/W1553747073","https://openalex.org/W1583456310","https://openalex.org/W1601639357","https://openalex.org/W1730333074","https://openalex.org/W1897992164","https://openalex.org/W1969042806","https://openalex.org/W1991510796","https://openalex.org/W2031571383","https://openalex.org/W2038076063","https://openalex.org/W2096133993","https://openalex.org/W2098383431","https://openalex.org/W2118068368","https://openalex.org/W2125391292","https://openalex.org/W2128771831","https://openalex.org/W2154909745","https://openalex.org/W2158990735","https://openalex.org/W3084410122","https://openalex.org/W3147561890","https://openalex.org/W4251062109","https://openalex.org/W6639642244","https://openalex.org/W6648008378","https://openalex.org/W6674513603"],"related_works":["https://openalex.org/W5280335","https://openalex.org/W4384807855","https://openalex.org/W2164725015","https://openalex.org/W4323926098","https://openalex.org/W2022533428","https://openalex.org/W2425598453","https://openalex.org/W182679101","https://openalex.org/W1968560271","https://openalex.org/W2081998479","https://openalex.org/W2043669269"],"abstract_inverted_index":{"RSA":[0,11,52,80,108,150],"cryptographic":[1,6],"algorithm":[2,37,59,102],"has":[3],"long":[4],"achieved":[5],"and":[7,96,115,132,163,168,173],"market":[8],"maturity.":[9],"However,":[10],"implementations,":[12],"after":[13],"the":[14,31,36,51,58,111,141],"discovery":[15],"of":[16,26,44,64,113],"Side":[17],"Channel":[18],"Attacks":[19],"(SCA),":[20],"are":[21,40,66,171],"susceptible":[22],"to":[23,56,76,139],"a":[24,41,85,92,135],"variety":[25],"different":[27],"attacks":[28],"that":[29,46,109,145],"target":[30],"hardware":[32,69,86,120,137],"structure":[33,53],"rather":[34],"than":[35],"itself.":[38],"There":[39],"wide":[42],"range":[43],"countermeasures":[45],"can":[47,118,151],"be":[48,152],"applied":[49],"on":[50,91,128,165],"in":[54,68,160],"order":[55],"protect":[57],"from":[60],"SCAs,":[61],"however":[62],"few":[63],"them":[65],"efficient":[67],"since":[70],"they":[71],"add":[72],"extensive":[73],"performance":[74],"cost":[75],"an":[77,124],"SCA":[78],"resistant":[79,101,148],"implementation.":[81],"In":[82],"this":[83],"paper,":[84],"architecture":[87,138,157],"is":[88,158],"proposed":[89],"based":[90,127],"Fault":[93],"attack":[94,99],"(FA)":[95],"Simple":[97],"Power":[98],"(SPA)":[100],"for":[103],"Chinese":[104],"Remainder":[105],"Theorem":[106],"(CRT)":[107],"through":[110],"principles":[112],"parallelism":[114],"component":[116],"reusability":[117],"guarantee":[119],"efficiency.":[121],"We":[122],"describe":[123],"implementation":[125],"approach":[126],"Montgomery":[129],"modular":[130],"multiplication":[131],"also":[133],"propose":[134],"testing":[136],"simulate":[140],"security":[142],"chip":[143],"environment":[144],"our":[146],"FA-SPA":[147],"CRT":[149],"integrated":[153],"in.":[154],"The":[155],"designed":[156],"implemented":[159],"FPGA":[161],"technology":[162],"results":[164],"its":[166],"time":[167],"space":[169],"complexity":[170],"extracted":[172],"evaluated.":[174]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}