{"id":"https://openalex.org/W2020980101","doi":"https://doi.org/10.1109/iscas.2013.6571964","title":"Collaborative error control method for sequential logic circuits","display_name":"Collaborative error control method for sequential logic circuits","publication_year":2013,"publication_date":"2013-05-01","ids":{"openalex":"https://openalex.org/W2020980101","doi":"https://doi.org/10.1109/iscas.2013.6571964","mag":"2020980101"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2013.6571964","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6571964","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043556165","display_name":"Qiaoyan Yu","orcid":"https://orcid.org/0000-0002-7232-8529"},"institutions":[{"id":"https://openalex.org/I161057412","display_name":"University of New Hampshire","ror":"https://ror.org/01rmh9n78","country_code":"US","type":"education","lineage":["https://openalex.org/I161057412"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Qiaoyan Yu","raw_affiliation_strings":["Reliable VLSI Systems Laboratory, Department of Electrical and Computer Engineering, University of New Hampshire, Durham, NH, USA","Dept. of Electr. & Comput. Eng., Univ. of New Hampshire, Durham, NH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Reliable VLSI Systems Laboratory, Department of Electrical and Computer Engineering, University of New Hampshire, Durham, NH, USA","institution_ids":["https://openalex.org/I161057412"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of New Hampshire, Durham, NH, USA","institution_ids":["https://openalex.org/I161057412"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047214947","display_name":"Drew Stock","orcid":null},"institutions":[{"id":"https://openalex.org/I161057412","display_name":"University of New Hampshire","ror":"https://ror.org/01rmh9n78","country_code":"US","type":"education","lineage":["https://openalex.org/I161057412"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Drew Stock","raw_affiliation_strings":["Reliable VLSI Systems Laboratory, Department of Electrical and Computer Engineering, University of New Hampshire, Durham, NH, USA","Dept. of Electr. & Comput. Eng., Univ. of New Hampshire, Durham, NH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Reliable VLSI Systems Laboratory, Department of Electrical and Computer Engineering, University of New Hampshire, Durham, NH, USA","institution_ids":["https://openalex.org/I161057412"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of New Hampshire, Durham, NH, USA","institution_ids":["https://openalex.org/I161057412"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I161057412"],"apc_list":null,"apc_paid":null,"fwci":0.24,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.602616,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"785","last_page":"788"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.8142145872116089},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.7216169834136963},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.6843400597572327},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6663839817047119},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6248543858528137},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.535060465335846},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.48769769072532654},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.46519267559051514},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.46185362339019775},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4356405436992645},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3110131025314331},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14821109175682068}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.8142145872116089},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.7216169834136963},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.6843400597572327},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6663839817047119},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6248543858528137},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.535060465335846},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.48769769072532654},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.46519267559051514},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.46185362339019775},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4356405436992645},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3110131025314331},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14821109175682068},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2013.6571964","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6571964","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2017521824","https://openalex.org/W2036412341","https://openalex.org/W2054867164","https://openalex.org/W2071068906","https://openalex.org/W2096443114","https://openalex.org/W2099569658","https://openalex.org/W2120185818","https://openalex.org/W2122526433","https://openalex.org/W2136798248","https://openalex.org/W2140687305","https://openalex.org/W2157007471","https://openalex.org/W3144849580","https://openalex.org/W3149410719"],"related_works":["https://openalex.org/W2531550288","https://openalex.org/W2149041233","https://openalex.org/W2995137536","https://openalex.org/W2171347834","https://openalex.org/W2066042903","https://openalex.org/W1749592617","https://openalex.org/W3040935927","https://openalex.org/W1993206924","https://openalex.org/W2537369590","https://openalex.org/W2518564956"],"abstract_inverted_index":{"A":[0],"collaborative":[1,108],"method":[2,109,154,171,183],"is":[3,68],"proposed":[4,20,107],"to":[5,37,110,119,178],"detect":[6],"soft":[7,42],"errors":[8],"in":[9],"combinational":[10,35,59,66,91],"logic":[11,17,36,67,92],"and":[12,28,93,102,114,125,159],"memory":[13,55,72,94],"elements":[14,73,95],"of":[15,41,65,71,99,145],"sequential":[16,49],"circuits.":[18],"The":[19],"match":[21],"functions":[22],"examine":[23],"the":[24,29,39,54,62,97,106,121,137],"current":[25],"flip-flop":[26,31],"values":[27],"incoming":[30],"inputs":[32],"produced":[33],"by":[34],"recognize":[38],"presence":[40],"errors.":[43],"Conventional":[44],"error":[45,63,126,175,180],"control":[46,181],"methods":[47],"for":[48],"circuits":[50],"focus":[51],"on":[52],"protecting":[53],"elements,":[56],"rather":[57],"than":[58,142,163],"logic.":[60],"Unfortunately,":[61],"rate":[64,124,140,177],"approaching":[69],"that":[70,133,152,169],"as":[74,82],"technology":[75],"scales":[76],"down.":[77],"Modular":[78],"redundancy":[79,85],"approaches,":[80],"such":[81],"triple":[83],"modular":[84],"(TMR),":[86],"can":[87],"simply":[88],"protect":[89],"both":[90],"at":[96],"cost":[98],"large":[100],"area":[101,158],"power.":[103],"We":[104],"apply":[105],"a":[111,173],"binary":[112],"counter":[113],"one":[115,143],"ITC'99":[116],"benchmark":[117],"circuit":[118],"assess":[120],"system":[122,138],"failure":[123,139],"protection":[127],"overhead.":[128],"Gate-level":[129],"simulation":[130],"results":[131,166],"show":[132,151,168],"our":[134,153,170],"approach":[135],"improves":[136],"more":[141],"order":[144],"magnitude":[146],"over":[147],"TMR.":[148,164],"Synthesized":[149],"netlists":[150],"consumes":[155],"40%":[156],"less":[157,161],"50%":[160],"power":[162,187],"Experimental":[165],"also":[167],"achieves":[172],"comparable":[174],"detection":[176],"an":[179],"coding":[182],"with":[184],"34%":[185],"dynamic":[186],"reduction.":[188]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}