{"id":"https://openalex.org/W2161942462","doi":"https://doi.org/10.1109/tcad.2008.915545","title":"Scalable Synthesis and Clustering Techniques Using Decision Diagrams","display_name":"Scalable Synthesis and Clustering Techniques Using Decision Diagrams","publication_year":2008,"publication_date":"2008-02-21","ids":{"openalex":"https://openalex.org/W2161942462","doi":"https://doi.org/10.1109/tcad.2008.915545","mag":"2161942462"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2008.915545","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2008.915545","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110939130","display_name":"Andrew C. Ling","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Andrew C. Ling","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109246835","display_name":"Jianwen Zhu","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jianwen Zhu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102840804","display_name":"Stephen D. Brown","orcid":"https://orcid.org/0009-0009-8329-1504"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Stephen D. Brown","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":1.3435,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.82961457,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"27","issue":"3","first_page":"423","last_page":"435"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.8617502450942993},{"id":"https://openalex.org/keywords/binary-decision-diagram","display_name":"Binary decision diagram","score":0.7138696908950806},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6841583251953125},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.582151472568512},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5362139940261841},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.5349389910697937},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.5045565366744995},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4955993890762329},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.49030759930610657},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.473627507686615},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4522630572319031},{"id":"https://openalex.org/keywords/data-flow-analysis","display_name":"Data-flow analysis","score":0.4390407204627991},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.41406866908073425},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3834122121334076},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.36653661727905273},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.3295971751213074},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3129768967628479},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1731691062450409},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.10886824131011963},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.10764598846435547}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.8617502450942993},{"id":"https://openalex.org/C3309909","wikidata":"https://www.wikidata.org/wiki/Q864155","display_name":"Binary decision diagram","level":2,"score":0.7138696908950806},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6841583251953125},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.582151472568512},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5362139940261841},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.5349389910697937},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.5045565366744995},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4955993890762329},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.49030759930610657},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.473627507686615},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4522630572319031},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.4390407204627991},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.41406866908073425},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3834122121334076},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36653661727905273},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.3295971751213074},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3129768967628479},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1731691062450409},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.10886824131011963},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.10764598846435547},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2008.915545","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2008.915545","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.538.2016","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.538.2016","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.toronto.edu/~brown/papers/TCAD_BDDCUT.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions","score":0.7300000190734863}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W781716309","https://openalex.org/W1511688816","https://openalex.org/W1905608265","https://openalex.org/W1975335740","https://openalex.org/W1985457698","https://openalex.org/W1994143452","https://openalex.org/W2080267935","https://openalex.org/W2089104196","https://openalex.org/W2100465945","https://openalex.org/W2105715355","https://openalex.org/W2111756578","https://openalex.org/W2112549062","https://openalex.org/W2129147175","https://openalex.org/W2131972012","https://openalex.org/W2134060873","https://openalex.org/W2139637699","https://openalex.org/W2149239312","https://openalex.org/W2150787480","https://openalex.org/W2153905649","https://openalex.org/W2171407902","https://openalex.org/W2171775842","https://openalex.org/W2294502317","https://openalex.org/W2405219083","https://openalex.org/W2540953176","https://openalex.org/W3143290261","https://openalex.org/W4237405987","https://openalex.org/W6684631628","https://openalex.org/W6697174721"],"related_works":["https://openalex.org/W3011978806","https://openalex.org/W3204573923","https://openalex.org/W3207169898","https://openalex.org/W3198354237","https://openalex.org/W2743305891","https://openalex.org/W4385309418","https://openalex.org/W2331259470","https://openalex.org/W2019954703","https://openalex.org/W2059530328","https://openalex.org/W1528221867"],"abstract_inverted_index":{"Binary-decision":[0],"diagrams":[1],"(BDDs)":[2],"have":[3],"proven":[4],"to":[5,10,19,53,69,81,94,98,115],"be":[6],"an":[7,130,141],"efficient":[8],"means":[9],"represent":[11],"and":[12,16,22,47,55,76,88],"manipulate":[13],"Boolean":[14,59],"formulas":[15],"sets":[17],"due":[18],"their":[20],"compactness":[21],"canonicity.":[23],"In":[24],"this":[25,67,96],"paper,":[26],"we":[27,64,110],"leverage":[28],"the":[29,102,117],"efficiency":[30],"of":[31,144],"BDDs":[32,54],"for":[33],"new":[34,99,113,136],"areas":[35,100],"in":[36,74,101,122,140,146],"field-programmable":[37],"gate-array":[38],"(FPGA)":[39],"computer-aided":[40],"design":[41],"(CAD)":[42],"flow":[43,105],"including":[44],"cut":[45],"generation":[46],"clustering":[48],"by":[49,86],"reducing":[50],"these":[51],"problems":[52],"solving":[56],"them":[57],"using":[58],"operations.":[60],"As":[61],"a":[62,112,124],"result,":[63],"show":[65],"that":[66],"leads":[68],"more":[70],"than":[71],"10":[72],"reduction":[73],"runtime":[75],"memory":[77],"use":[78],"when":[79],"compared":[80],"previous":[82],"techniques,":[83],"as":[84],"reported":[85,125],"Mishchenko":[87],"Lin.":[89],"This":[90],"speedup":[91,132,143],"allows":[92],"us":[93],"apply":[95],"paper":[97],"FPGA":[103],"CAD":[104],"previously":[106],"not":[107],"possible.":[108],"Specifically,":[109],"introduce":[111],"method":[114],"solve":[116],"logic-synthesis":[118],"elimination":[119,137],"problem":[120],"found":[121],"FBDD,":[123],"BDD":[126],"synthesis":[127],"engine":[128],"with":[129,148],"order-of-magnitude":[131],"over":[133],"SIS.":[134],"Our":[135],"algorithm":[138],"results":[139],"overall":[142],"6":[145],"FBDD":[147],"no":[149],"impact":[150],"on":[151],"circuit":[152],"area.":[153]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}