{"id":"https://openalex.org/W2918847811","doi":"https://doi.org/10.1109/tcsi.2019.2896815","title":"RotaSYN: Rotary Traveling Wave Oscillator SYNthesizer","display_name":"RotaSYN: Rotary Traveling Wave Oscillator SYNthesizer","publication_year":2019,"publication_date":"2019-02-27","ids":{"openalex":"https://openalex.org/W2918847811","doi":"https://doi.org/10.1109/tcsi.2019.2896815","mag":"2918847811"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2019.2896815","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2019.2896815","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036685018","display_name":"Ragh Kuttappa","orcid":"https://orcid.org/0000-0003-1022-2187"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ragh Kuttappa","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA"],"raw_orcid":"https://orcid.org/0000-0003-1022-2187","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044224621","display_name":"Adarsha Balaji","orcid":"https://orcid.org/0000-0002-3535-8788"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Adarsha Balaji","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA"],"raw_orcid":"https://orcid.org/0000-0002-3535-8788","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038577610","display_name":"Vasil Pano","orcid":"https://orcid.org/0000-0003-3398-5769"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vasil Pano","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081080799","display_name":"Bar\u0131\u015f Ta\u015fk\u0131n","orcid":"https://orcid.org/0000-0002-7631-5696"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Baris Taskin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA"],"raw_orcid":"https://orcid.org/0000-0002-7631-5696","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066983905","display_name":"Hamid Mahmoodi","orcid":"https://orcid.org/0000-0003-4237-3086"},"institutions":[{"id":"https://openalex.org/I71838634","display_name":"San Francisco State University","ror":"https://ror.org/05ykr0121","country_code":"US","type":"education","lineage":["https://openalex.org/I71838634"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hamid Mahmoodi","raw_affiliation_strings":["Electrical and Computer Engineering Department, San Francisco State University, San Francisco, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, San Francisco State University, San Francisco, CA, USA","institution_ids":["https://openalex.org/I71838634"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":0.6508,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.66228406,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"66","issue":"7","first_page":"2685","last_page":"2698"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6370329856872559},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.627482533454895},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5574500560760498},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5530187487602234},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.49180200695991516},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4757135510444641},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.4642430543899536},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.43856608867645264},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4328669607639313},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.4264920949935913},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.42582252621650696},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.42290934920310974},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.39059069752693176},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.3083866834640503},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.30812764167785645},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.2957550287246704},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.13161149621009827},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.1278112232685089}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6370329856872559},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.627482533454895},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5574500560760498},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5530187487602234},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.49180200695991516},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4757135510444641},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.4642430543899536},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.43856608867645264},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4328669607639313},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.4264920949935913},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.42582252621650696},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.42290934920310974},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.39059069752693176},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3083866834640503},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.30812764167785645},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.2957550287246704},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.13161149621009827},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.1278112232685089}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2019.2896815","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2019.2896815","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1507707340","https://openalex.org/W1585683917","https://openalex.org/W1661368752","https://openalex.org/W1988317026","https://openalex.org/W2026434038","https://openalex.org/W2039677366","https://openalex.org/W2052507127","https://openalex.org/W2052797491","https://openalex.org/W2055990800","https://openalex.org/W2073080323","https://openalex.org/W2078616351","https://openalex.org/W2085100131","https://openalex.org/W2103943364","https://openalex.org/W2119160089","https://openalex.org/W2122724421","https://openalex.org/W2128237591","https://openalex.org/W2132729131","https://openalex.org/W2138857663","https://openalex.org/W2139928899","https://openalex.org/W2140821582","https://openalex.org/W2141683288","https://openalex.org/W2144402314","https://openalex.org/W2162991614","https://openalex.org/W2759782776","https://openalex.org/W2799472237","https://openalex.org/W4210341450","https://openalex.org/W4235679543","https://openalex.org/W4240214568","https://openalex.org/W6675727494","https://openalex.org/W6681419564"],"related_works":["https://openalex.org/W2087612346","https://openalex.org/W2164715378","https://openalex.org/W2144402314","https://openalex.org/W2136196184","https://openalex.org/W2144518356","https://openalex.org/W2128060653","https://openalex.org/W2075400577","https://openalex.org/W1933111433","https://openalex.org/W2121694082","https://openalex.org/W2112595964"],"abstract_inverted_index":{"A":[0],"physical":[1,106],"design":[2,210],"methodology":[3,151],"is":[4,28,52,91,114,152],"presented":[5],"to":[6,54,63,116,187,207],"synchronize":[7],"digital":[8],"application":[9],"specific":[10],"integrated":[11],"circuit":[12],"(ASIC)":[13],"designs":[14,121,183],"by":[15],"a":[16,133,200,212],"resonant":[17,49,71],"rotary":[18],"clock":[19,108,144,193,213],"network.":[20],"One":[21],"novelty":[22],"of":[23,33,43,45,66,68,82,96,159,176,202],"the":[24,30,56,64,80,83,97,124,168,181,192,208],"proposed":[25,84],"RotaSYN":[26,34,90,113,150],"flow":[27,85],"that":[29,122],"ASIC":[31],"products":[32],"can":[35],"operate":[36],"at":[37,154,199],"previously":[38],"unattainable":[39],"(relatively)":[40],"low-frequency":[41,57],"ranges":[42],"hundreds":[44],"megahertz.":[46],"The":[47,149],"dynamic":[48],"frequency":[50,201],"divider":[51],"used":[53],"implement":[55],"operation;":[58],"and":[59,86,100,139,164,195],"low":[60],"in":[61,74,89],"comparison":[62,206],"norm":[65],"gigahertz-range":[67],"operation":[69],"for":[70,167,180],"clocking":[72],"reported":[73],"this":[75],"paper.":[76],"In":[77,111],"SPICE-based":[78],"simulations,":[79],"efficacy":[81],"novel":[87],"algorithms":[88],"demonstrated":[92],"using":[93],"performance":[94],"metrics":[95],"wirelength,":[98],"skew,":[99],"power":[101,178,189],"on":[102,105,191,205],"international":[103],"symposium":[104],"design-10":[107],"benchmark":[109],"circuits.":[110],"addition,":[112],"compared":[115],"three":[117,155],"publicly":[118],"available":[119],"industrial":[120,143,169,182,218],"include":[123],"ARM":[125],"Cortex":[126],"M0":[127],"against":[128],"equivalent":[129],"clocks":[130],"generated":[131],"with":[132,141,211,216],"traditional":[134],"phase":[135],"locked":[136],"loop":[137],"(PLL)":[138],"distributed":[140],"an":[142,174,217],"tree":[145,214],"synthesis":[146],"tool":[147],"flow.":[148],"implemented":[153],"different":[156],"target":[157],"frequencies":[158],"880":[160,203],"MHz,":[161,163],"500":[162],"220":[165],"MHz":[166,204],"designs.":[170],"SPICE":[171],"simulations":[172],"show":[173],"average":[175],"29%":[177],"savings":[179,190],"overall,":[184],"solely":[185],"thanks":[186],"66%":[188],"generation":[194],"distribution":[196],"networks,":[197],"operating":[198],"PLL-based":[209],"synthesized":[215],"EDA":[219],"tool.":[220]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}