{"id":"https://openalex.org/W2027242255","doi":"https://doi.org/10.1109/tcsii.2013.2278088","title":"New High-Speed Multioutput Carry Look-Ahead Adders","display_name":"New High-Speed Multioutput Carry Look-Ahead Adders","publication_year":2013,"publication_date":"2013-09-16","ids":{"openalex":"https://openalex.org/W2027242255","doi":"https://doi.org/10.1109/tcsii.2013.2278088","mag":"2027242255"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2013.2278088","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2013.2278088","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108228140","display_name":"Costas Efstathiou","orcid":null},"institutions":[{"id":"https://openalex.org/I40479246","display_name":"Technological Educational Institute of Athens","ror":"https://ror.org/044m46d61","country_code":"GR","type":"education","lineage":["https://openalex.org/I40479246"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Costas Efstathiou","raw_affiliation_strings":["Technological Educational Institute of Athens, Athens, Greece","Technol. & Educ. Inst. of Athens, Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technological Educational Institute of Athens, Athens, Greece","institution_ids":["https://openalex.org/I40479246"]},{"raw_affiliation_string":"Technol. & Educ. Inst. of Athens, Athens, Greece","institution_ids":["https://openalex.org/I40479246"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032831786","display_name":"Zaher Owda","orcid":null},"institutions":[{"id":"https://openalex.org/I194019607","display_name":"University of Ioannina","ror":"https://ror.org/01qg3j183","country_code":"GR","type":"education","lineage":["https://openalex.org/I194019607"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Zaher Owda","raw_affiliation_strings":["Panepistimio Ioanninon, Ioannina, GR","University of Ioannina, Ioannina, Greece;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Panepistimio Ioanninon, Ioannina, GR","institution_ids":["https://openalex.org/I194019607"]},{"raw_affiliation_string":"University of Ioannina, Ioannina, Greece;","institution_ids":["https://openalex.org/I194019607"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036684985","display_name":"Yiorgos Tsiatouhas","orcid":"https://orcid.org/0000-0001-8408-6929"},"institutions":[{"id":"https://openalex.org/I194019607","display_name":"University of Ioannina","ror":"https://ror.org/01qg3j183","country_code":"GR","type":"education","lineage":["https://openalex.org/I194019607"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Yiorgos Tsiatouhas","raw_affiliation_strings":["University of Ioannina, Ioannina, Greece","University of Ioannina, Ioannina, Greece;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Ioannina, Ioannina, Greece","institution_ids":["https://openalex.org/I194019607"]},{"raw_affiliation_string":"University of Ioannina, Ioannina, Greece;","institution_ids":["https://openalex.org/I194019607"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.4649,"has_fulltext":false,"cited_by_count":41,"citation_normalized_percentile":{"value":0.89400806,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"60","issue":"10","first_page":"667","last_page":"671"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9660243988037109},{"id":"https://openalex.org/keywords/carry","display_name":"Carry (investment)","score":0.8080618977546692},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.6941795945167542},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.6405633687973022},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.6329448819160461},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.5836129188537598},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5697312951087952},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.5090872645378113},{"id":"https://openalex.org/keywords/look-ahead","display_name":"Look-ahead","score":0.4374707341194153},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.42639949917793274},{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.4113812744617462},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.386202871799469},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3531011939048767},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.308657705783844},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2967810332775116},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.26772141456604004},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.26736217737197876},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20408883690834045},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.14261019229888916},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1148366928100586}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9660243988037109},{"id":"https://openalex.org/C2776299755","wikidata":"https://www.wikidata.org/wiki/Q432449","display_name":"Carry (investment)","level":2,"score":0.8080618977546692},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.6941795945167542},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.6405633687973022},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.6329448819160461},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.5836129188537598},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5697312951087952},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.5090872645378113},{"id":"https://openalex.org/C147297375","wikidata":"https://www.wikidata.org/wiki/Q6674930","display_name":"Look-ahead","level":2,"score":0.4374707341194153},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.42639949917793274},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.4113812744617462},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.386202871799469},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3531011939048767},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.308657705783844},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2967810332775116},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.26772141456604004},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.26736217737197876},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20408883690834045},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.14261019229888916},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1148366928100586},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2013.2278088","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2013.2278088","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W156735343","https://openalex.org/W1578458555","https://openalex.org/W1587217691","https://openalex.org/W1992170767","https://openalex.org/W1995828979","https://openalex.org/W2041621467","https://openalex.org/W2074224805","https://openalex.org/W2096558080","https://openalex.org/W2101066280","https://openalex.org/W2104733895","https://openalex.org/W2136161477","https://openalex.org/W2159081020","https://openalex.org/W2166057109","https://openalex.org/W2178748579","https://openalex.org/W4210830821"],"related_works":["https://openalex.org/W2057091512","https://openalex.org/W2049809742","https://openalex.org/W1967313694","https://openalex.org/W2480426326","https://openalex.org/W2159081020","https://openalex.org/W2391336892","https://openalex.org/W1929133780","https://openalex.org/W2381200404","https://openalex.org/W3018922795","https://openalex.org/W2527231362"],"abstract_inverted_index":{"In":[0],"this":[1,24],"brief,":[2],"an":[3,7],"efficient":[4],"implementation":[5,53],"of":[6,23,45,54],"8-bit":[8,48],"Manchester":[9],"carry":[10,34,40],"chain":[11,41],"(MCC)":[12],"adder":[13,25,49,74],"in":[14,28],"multioutput":[15],"domino":[16],"CMOS":[17],"logic":[18],"is":[19],"proposed.":[20],"The":[21],"carries":[22],"are":[26],"computed":[27],"parallel":[29],"by":[30],"two":[31],"independent":[32],"4-bit":[33,72],"chains.":[35],"Due":[36],"to":[37,58,64],"its":[38],"limited":[39],"length,":[42],"the":[43,46,52,65,70],"use":[44],"proposed":[47],"module":[50],"for":[51],"wider":[55],"adders":[56,67],"leads":[57],"significant":[59],"operating":[60],"speed":[61],"improvement":[62],"compared":[63],"corresponding":[66],"based":[68],"on":[69],"standard":[71],"MCC":[73],"module.":[75]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":9},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}