{"id":"https://openalex.org/W2060480557","doi":"https://doi.org/10.1145/373574.373588","title":"Instruction translation for an experimental S/390 processor","display_name":"Instruction translation for an experimental S/390 processor","publication_year":2001,"publication_date":"2001-03-01","ids":{"openalex":"https://openalex.org/W2060480557","doi":"https://doi.org/10.1145/373574.373588","mag":"2060480557"},"language":"en","primary_location":{"id":"doi:10.1145/373574.373588","is_oa":false,"landing_page_url":"https://doi.org/10.1145/373574.373588","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025023555","display_name":"Rolf Hilgendorf","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095996","display_name":"IBM (Germany)","ror":"https://ror.org/00pm7rm97","country_code":"DE","type":"company","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210095996"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rolf Hilgendorf","raw_affiliation_strings":["IBM Development Lab, Boeblingen, Germany","IBM Development Lab, Boeblingen, Germany#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Development Lab, Boeblingen, Germany","institution_ids":["https://openalex.org/I4210095996"]},{"raw_affiliation_string":"IBM Development Lab, Boeblingen, Germany#TAB#","institution_ids":["https://openalex.org/I4210095996"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035261933","display_name":"Wolfram Sauer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095996","display_name":"IBM (Germany)","ror":"https://ror.org/00pm7rm97","country_code":"DE","type":"company","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210095996"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Wolfram Sauer","raw_affiliation_strings":["IBM Development Lab, Boeblingen, Germany","IBM Development Lab, Boeblingen, Germany#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Development Lab, Boeblingen, Germany","institution_ids":["https://openalex.org/I4210095996"]},{"raw_affiliation_string":"IBM Development Lab, Boeblingen, Germany#TAB#","institution_ids":["https://openalex.org/I4210095996"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210095996"],"apc_list":null,"apc_paid":null,"fwci":1.1119,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.79906124,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"29","issue":"1","first_page":"37","last_page":"42"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8735420107841492},{"id":"https://openalex.org/keywords/microcode","display_name":"Microcode","score":0.8720207810401917},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.7220734357833862},{"id":"https://openalex.org/keywords/ibm","display_name":"IBM","score":0.6114283800125122},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5200559496879578},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.5156711339950562},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.4996464252471924},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.47046956419944763},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4482293128967285},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4454965591430664},{"id":"https://openalex.org/keywords/out-of-order-execution","display_name":"Out-of-order execution","score":0.4386501610279083},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4280984401702881},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4263271987438202},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4155750274658203},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.39683401584625244},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32325035333633423},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.1583590805530548}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8735420107841492},{"id":"https://openalex.org/C22174128","wikidata":"https://www.wikidata.org/wiki/Q175869","display_name":"Microcode","level":2,"score":0.8720207810401917},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.7220734357833862},{"id":"https://openalex.org/C70388272","wikidata":"https://www.wikidata.org/wiki/Q5968558","display_name":"IBM","level":2,"score":0.6114283800125122},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5200559496879578},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.5156711339950562},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.4996464252471924},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.47046956419944763},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4482293128967285},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4454965591430664},{"id":"https://openalex.org/C1793878","wikidata":"https://www.wikidata.org/wiki/Q1153762","display_name":"Out-of-order execution","level":2,"score":0.4386501610279083},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4280984401702881},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4263271987438202},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4155750274658203},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.39683401584625244},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32325035333633423},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.1583590805530548},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/373574.373588","is_oa":false,"landing_page_url":"https://doi.org/10.1145/373574.373588","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2134692116","https://openalex.org/W4230695762","https://openalex.org/W2111412181","https://openalex.org/W4200599950","https://openalex.org/W2169029159","https://openalex.org/W4319988917","https://openalex.org/W2060480557","https://openalex.org/W1680705574","https://openalex.org/W2887660155","https://openalex.org/W2101005180"],"abstract_inverted_index":{"The":[0,94,122,133],"IBM™":[1],"S/390™":[2],"architecture":[3,159],"is":[4,96,144],"a":[5,12,50,97,126,157,161],"complex":[6,26],"architecture,":[7],"which":[8,124],"has":[9],"grown":[10],"over":[11],"long":[13],"period":[14],"of":[15,30,40,57,60,71,129,135,154,156],"time.":[16],"Typical":[17],"implementations":[18],"use":[19],"microcode":[20,142],"to":[21,65,119],"cope":[22],"with":[23,103,140,151],"the":[24,111,136,141],"more":[25],"instructions":[27,63,118],"and":[28,86],"facilities":[29],"S/390.":[31],"Current":[32],"IBM":[33],"S/390":[34,46,62,117],"processors":[35],"even":[36],"contain":[37],"two":[38,75],"levels":[39,143],"microcode.We":[41],"report":[42],"on":[43,49,160],"an":[44],"experimental":[45],"processor":[47,52,163],"based":[48,84,90],"RISC":[51,72,162],"kernel":[53],"employing":[54],"superscalar,":[55],"out":[56],"order":[58],"execution":[59,85,91],"instructions.":[61,73],"have":[64],"be":[66],"translated":[67],"into":[68],"internal":[69,78,120],"sequences":[70,79],"Actually":[74],"closely":[76],"coupled":[77],"-":[80],"one":[81,87],"for":[82,88,106,115],"register":[83],"storage":[89],"are":[92,131],"generated.":[93],"translation":[95],"straight-forward":[98],"mapping":[99,116,138],"in":[100],"most":[101],"cases":[102],"some":[104],"flexibility":[105,130],"special":[107],"instructions.The":[108],"paper":[109],"introduces":[110],"hardware":[112],"mechanisms":[113],"used":[114],"sequences.":[121],"facilities,":[123],"provide":[125],"greater":[127],"degree":[128],"discussed.":[132],"interactions":[134],"low-level":[137],"scheme":[139],"examined.":[145],"Finally":[146],"we":[147],"discuss":[148],"our":[149],"experiences":[150],"this":[152],"type":[153],"implementation":[155],"CISC":[158],"kernel.":[164]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}