default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDDagstuhl Seminar Proceedings: Dynamically Reconfigurable Architectures 2006
- Peter M. Athanas, Jürgen Becker, Gordon J. Brebner, Jürgen Teich:
Dynamically Reconfigurable Architectures, 02.04. - 07.04.2006. Dagstuhl Seminar Proceedings 06141, Internationales Begegnungs- und Forschungszentrum fuer Informatik (IBFI), Schloss Dagstuhl, Germany 2006 - Norbert Wehn, Timo Vogt, Christian Neeb:
A Reconfigurable Outer Modem Platform for Future Communications Systems. - Peter Zipf, Manfred Glesner:
Towards an Automated Design of Application-specific Reconfigurable Logic. - Peter M. Athanas:
The (empty?) Promise of FPGA Supercomputing. - Rainer Buchty:
Reconfigurable Architectures and Instruction Sets: Programmability, Code Generation, and Program Execution. - Oliver Diessel, Shannon Koh:
Enabling RTR for industry. - Florian Dittmann:
Reconfiguration Time Aware Processing on FPGAs. - Diana Göhringer, Mateusz Majer, Jürgen Teich:
Bridging the Gap between Relocatability and Available Technology: The Erlangen Slot Machine. - Sven Heithecker, Amilcar do Carmo Lucas, Rolf Ernst:
FlexFilm - an Image Processor for Digital Film Processing. - Jürgen Becker, Michael Hübner, Katarina Paulsson:
Physical 2D Morphware and Power Reduction Methods for Everyone. - David A. Kearney, Mark Jasiunas:
Managing power amongst a group of networked embedded fpgas using dynamic reconfiguration and task migration. - Douglas L. Maskell, Timothy F. Oliver:
Pre-Routed FPGA Cores for Rapid System Construction in a Dynamic Reconfigurable System. - Sunil Shukla, Neil W. Bergmann, Jürgen Becker:
QUKU: A Coarse Grained Paradigm for FPGAs. - Gerard J. M. Smit, André B. J. Kokkeler, Pascal T. Wolkotte, Marcel D. van de Burgwal, Paul M. Heysters:
Efficient architectures for streaming applications. - Walter Stechele:
Dynamically Reconfigurable Systems-on-Chip. - Klaus Waldschmidt, Jan Haase, Andreas Hofmann, Markus Damm, Dennis Hauser:
Reliability-Aware Power Management Of Multi-Core Systems (MPSoCs). - József Vásárhelyi, Péter Serfözö:
Analysis of Mojette Transform Implementation on Reconfigurable Hardware. - Andreas Herkersdorf, Christopher Claus, Michael Meitinger, Rainer Ohlendorf, Thomas Wild:
Reconfigurable Processing Units vs. Reconfigurable Interconnects. - Jürgen Becker, Jürgen Teich, Gordon J. Brebner, Peter M. Athanas:
06141 Executive Summary -- Dynamically Reconfigurable Architectures. - Jürgen Becker, Jürgen Teich, Gordon J. Brebner, Peter M. Athanas:
06141 Abstracts Collection -- Dynamically Reconfigurable Architectures.
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2026-08-07 21:52 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated, funded, and maintained by:
Schloss Dagstuhl - Leibniz Center for Informatics is a member of the Leibniz Association and is funded by the federal government of Germany and the states of Germany, especially Saarland and Rhineland‑Palatinate.
