


default search action
"Efficient Router Architecture for Trace Reduction During NoC Post-Silicon ..."
Sidhartha Sankar Rout et al. (2019)
- Sidhartha Sankar Rout, Suyog Bhimrao Patil, Vaibhav Ishwarlal Chaudhari, Sujay Deb:

Efficient Router Architecture for Trace Reduction During NoC Post-Silicon Validation. SoCC 2019: 230-235

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.


Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID












